Statistical energy study for 28nm FDSOI devices

Due to the effects of the Moore's law, the process variations in current technologies are increasing and have a major impact on power and performance which results in parametric yield loss. Due to this, process variability and the difficulty of modeling accurately transistor behavior impede the dimensions scaling benefits. The Fully Depleted Silicon-On-Insulator (FDSOI) technology is one of the main contenders for deep submicron devices as they can operate at low voltage with superior energy efficiency compared with bulk CMOS. In this paper, we study the static energy on 28nm FDSOI devices to implement sub-threshold circuits. Study of delay vs. static power trade-off reveals the FDSOI robustness with respect to process variations.

[1]  Azadeh Davoodi,et al.  Adjustment-based modeling for statistical static timing analysis with high dimension of variability , 2008, ICCAD 2008.

[2]  Philippe Maurine,et al.  Delay-correlation-aware SSTA based on conditional moments , 2012, Microelectron. J..

[3]  Mohab Anis,et al.  Leakage current variability in nanometer technologies , 2005, Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05).

[4]  David J. Hand,et al.  ROC Curves for Continuous Data , 2009 .

[5]  Lou Scheffer.  The Count of Monte Carlo , 2004 .

[6]  Stéphane Girard,et al.  A gate level methodology for efficient statistical leakage estimation in complex 32nm circuits , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[7]  Qing Wu,et al.  A probabilistic technique for full-chip leakage estimation , 2008, Proceeding of the 13th international symposium on Low power electronics and design (ISLPED '08).

[8]  Akira Matsuzawa,et al.  Fully-Depleted SOI CMOS Circuits and Technology for Ultralow-Power Applications , 2006 .