An Automated FPGA-Based Fault Injection Platform for Granularly-Pipelined Fault Tolerant CORDIC

Augment of integration and complexity makes VLSI circuits more sensitive to errors. Also, soft errors caused by Single Event Upset (SEU) have become a significant threat to modern electronic systems. Therefore, the demand of high reliability on modern electronic systems keeps increasing. Aiming at reliability evaluation of fault tolerant very large scale integrated circuits implemented on SRAM-based FPGA, an automated fault injection platform via Internal Configuration Access Port (ICAP) for rapid fault injection is presented in this paper. We adopt a granularly-pipelined fault tolerant CORDIC processor as the Design Under Test (DUT), and a C++ script is deployed for the external fault injection control environment and automating the fault injection procedure. The proposed method can achieve quantities of repeating fault injection tests and is suitable for any fault tolerant design implemented in SRAM-Based FPGA.

[1]  Yves Blaquière,et al.  An automated fault injection for evaluation of LUTs robustness in SRAM-based FPGAs , 2015, 2015 IEEE East-West Design & Test Symposium (EWDTS).

[2]  Yu Xie,et al.  A novel low-overhead fault tolerant parallel-pipelined FFT design , 2017, 2017 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT).

[3]  Heather Quinn,et al.  Flight Experience of the Xilinx Virtex-4 , 2013, IEEE Transactions on Nuclear Science.

[4]  Seyed Ghassem Miremadi,et al.  SCFIT: A FPGA-based fault injection technique for SEU fault model , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[5]  Mengu Cho,et al.  Evaluation of SRAM based FPGA performance by simulating SEU through fault injection , 2013, 2013 6th International Conference on Recent Advances in Space Technologies (RAST).

[6]  Olivier Romain,et al.  Fast SRAM-FPGA fault injection platform based on dynamic partial reconfiguration , 2014, 2014 26th International Conference on Microelectronics (ICM).

[7]  Soft Error Mitigation Using Prioritized Essential Bits , 2012 .

[8]  Fernanda Lima Kastensmidt,et al.  Multiple fault injection platform for SRAM-based FPGA based on ground-level radiation experiments , 2015 .

[9]  Joshua D. Snodgrass.  Low-Power Fault Tolerance for Spacecraft FPGA-Based Numerical Computing , 2006 .

[10]  John M. Emmert,et al.  A survey of fault tolerant methodologies for FPGAs , 2006, TODE.

[11]  Ricardo Reis,et al.  Multiple fault injection platform for SRAM-based FPGA based on ground-level radiation experiments , 2015, 2015 16th Latin-American Test Symposium (LATS).