Low power high performance level converter for dual supply voltage systems

A low power high performance level converter circuit is presented. The performance and the robustness of this level converter are compared to those of the previous level converters using HSPICE simulations in a 65nm standard CMOS technology. The results of the comparison with the previously proposed circuits show 63%, 33%, 35%, and 8% reduction in the average power, the static power, the delay, and the area, respectively.

[1]  Kaushik Roy,et al.  Multiple-V/sub dd/ multiple-V/sub th/ CMOS (MVCMOS) for low power applications , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[2]  Sung-Mo Kang,et al.  Low power and high performance circuit techniques for high fan-in dynamic gates , 2004, International Symposium on Signals, Circuits and Systems. Proceedings, SCS 2003. (Cat. No.03EX720).

[3]  Dennis Sylvester,et al.  High performance level conversion for dual V/sub DD/ design , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Dennis Sylvester,et al.  Pushing ASIC performance in a power envelope , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[5]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[6]  Borivoje Nikolic,et al.  Level conversion for dual-supply systems , 2004 .

[7]  Takashi Ishikawa,et al.  Automated low-power technique exploiting multiple supply voltages applied to a media processor , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.