Controlling the Influence of PCI DMA Transfers on Worst Case Execution Times of Real--Time Software
暂无分享,去创建一个
[1] Tom Shanley,et al. PCI System Architecture , 1993 .
[2] Stefan M. Petters. Worst case execution time estimation for advanced processor architectures , 2002 .
[3] Robert Baumgartl,et al. Eecient Communication Mechanisms for Dsp-based Multimedia Accelerators , 1997 .
[4] Stefan M. Petters,et al. The REAR Framework for Emulation and Analysis of Embedded Hard Real-Time Systems , 2000, Des. Autom. Embed. Syst..
[5] Laurent Moll,et al. Systems performance measurement on PCI Pamette , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).
[6] Sebastian Schönberg. Impact of PCI-Bus Load on Applications in a PC Architecture , 2003, RTSS.
[7] Georg Färber,et al. A Configurable Target Architecture for Rapid Prototyping High Performance Control Systems , 1997, PDPTA.
[8] Tommy Klevin,et al. Scalable Architecture for Real-Time Applications, SARA , 1999 .