A Cache-Aware Strategy for H.264 Decoding on Multi-processor Architectures
暂无分享,去创建一个
[1] Transactions on High-Performance Embedded Architectures and Compilers IV , 2011, Lecture Notes in Computer Science.
[2] Iain E. G. Richardson,et al. The H.264 Advanced Video Compression Standard , 2010 .
[3] Mateo Valero,et al. A Highly Scalable Parallel Implementation of H.264 , 2011, Trans. High Perform. Embed. Archit. Compil..
[4] Ben H. H. Juurlink,et al. Scalable Parallel Programming Applied to H.264/AVC Decoding , 2012, SpringerBriefs in Computer Science.
[5] Wang Yi,et al. Cache-aware scheduling and analysis for multicores , 2009, EMSOFT '09.
[6] Iain E. Richardson,et al. The H.264 Advanced Video Compression Standard: Richardson/The H.264 Advanced Video Compression Standard , 2010 .
[7] Ajay Luthra,et al. Overview of the H.264/AVC video coding standard , 2003, IEEE Trans. Circuits Syst. Video Technol..