Retargetable generation of TLM bus interfaces for MP-SoC platforms

In order to meet flexibility, performance and energy efficiency constraints, future SoC (System-on-Chip) designs will contain an increasing number of heterogeneous processor cores combined with a complex communication architecture. Optimal platforms are obtained by customizing both computation and communication modules to the application's needs. In our design flow both kinds of SoC modules are automatically derived from abstract specifications. This work focuses on generating the communication adaptors, which are tailored to the processor as well as to the bus side. For early system simulation, the adaptors are capable of bridging an abstraction gap by implementing a bus interface state machine. The generated processor cores, adaptors and bus nodes are applied in the exemplary design of a JPEG decoding platform.

[1]  Rainer Leupers,et al.  A system level processor/communication co-exploration methodology for multi-processor system-on-chip platforms , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[2]  Rainer Leupers.  HDL-based modeling of embedded processor behavior for retargetable compilation , 1998, Proceedings. 11th International Symposium on System Synthesis (Cat. No.98EX210).

[3]  Rainer Leupers,et al.  Architecture exploration for embedded processors with LISA , 2002 .

[4]  Markus Freericks,et al.  Describing instruction set processors using nML , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[5]  Pierre G. Paulin,et al.  System-on-chip beyond the nanometer wall , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[6]  Rainer Laupers.  HDL-based modeling of embedded processor behavior for retargetable compilation , 1998 .

[7]  Nikil D. Dutt,et al.  Processor-memory co-exploration driven by a Memory-Aware Architecture Description Language , 2001, VLSI Design 2001. Fourteenth International Conference on VLSI Design.

[8]  Thomas A. Henzinger,et al.  INTERFACE-BASED DESIGN , 2005 .

[9]  Bjarne Stroustrup,et al.  C++ Programming Language , 1986, IEEE Softw..

[10]  Srinivas Devadas,et al.  Techniques for accurate performance evaluation in architecture exploration , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[11]  Thorsten Grotker,et al.  System Design with SystemC , 2002 .

[12]  Gaetano Borriello,et al.  Dynamic communication models in embedded system co-simulation , 1997, DAC.

[13]  Gabriela Nicolescu,et al.  Component-based design approach for multicore SoCs , 2002, DAC '02.