Technology trend of ADCs

This paper discusses technology trend of ADCs. Technology scaling has enabled an increased conversion rate; however, it now also leads to difficulties to increase or to maintain performance of ADCs. New converter design challenges have been started. One strong trend in design of ADCs is to omit operational amplifiers (OpAmps), which used to form the basis of modern ADC design but are now no longer useful. Comparator base ADCs, such as successive approximation ADCs become very attractive in future energy efficient and scaled CMOS conscious ADC architectures.

[1]  S. H. Lewis,et al.  A pipelined 5-Msample/s 9-bit analog-to-digital converter , 1987 .

[2]  Eric Andre,et al.  A 1.2V 4.5mW 10b 100MS/s Pipeline ADC in a 65nm CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[3]  Akira Matsuzawa,et al.  A Performance Model for the Design of Pipelined ADCs with Consideration of Overdrive Voltage and Slewing , 2008, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[4]  Akira Matsuzawa.  Design Challenges of Analog-to-Digital Converters in Nanoscale CMOS , 2007, IEICE Trans. Electron..

[5]  Andrea Baschirotto,et al.  An 820μW 9b 40MS/s Noise-Tolerant Dynamic-SAR ADC in 90nm Digital CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.