Reliability of Wafer Level Chip Scale Packages

Abstract This paper describes applied reliability for semiconductor components in Wafer Level Chip Scale Packages (CSP). To develop and qualify reliable products, the failure mechanism driven approach is to be followed instead of the stress test driven one. This will be explained by elaborating on two failure mode cases assessed in WL-CSP: cracks in the passivation layer and top metal of the die/silicon and electromigration in the solder joints. A new TMCL test method is described that covers the direct (thermo) mechanical interaction between PCB and the die/design via the solder joint. In addition, the relevance of Finite Element Modeling to understand the origin of failure modes is shown which allows for optimizing designs and materials. Finally, the concept of life time prediction, starting from application use descriptions and mission profiles, is introduced. Reliability testing, modeling and life time prediction/reliability statistics are combined in one framework to accommodate for the creation of application specific, highly reliable components.

[1]  R. L. J. M. Ubachs,et al.  Electromigration in WLCSP solder bumps , 2010, Microelectron. Reliab..

[2]  Jing-en Luan,et al.  Effect of impact pulse parameters on consistency of board level drop test and dynamic responses , 2005, Proceedings Electronic Components and Technology, 2005. ECTC '05..

[3]  Kirsten Weide-Zaage,et al.  Simulation and measurement of the flip chip solder bumps with a Cu-plated plastic core , 2014, Microelectron. Reliab..

[4]  J. Black,et al.  Electromigration—A brief survey and some recent results , 1969 .

[6]  Yong Liu,et al.  Bump geometric deviation on the reliability of BOR WLCSP , 2014, 2014 IEEE 64th Electronic Components and Technology Conference (ECTC).