A Multi-ESD-Path Low-Noise Amplifier With a 4.3-A TLP Current Level in 65-nm CMOS

This paper studies the electrostatic discharge (ESD)-protected RF low-noise amplifiers (LNAs) in 65-nm CMOS technology. Three different ESD designs, including double-diode, modified silicon-controlled rectifier (SCR), and modified-SCR with double-diode configurations, are employed to realize ESD-protected LNAs at 5.8 GHz. By using the modified-SCR in conjunction with double-diode, a 5.8-GHz LNA with multiple ESD current paths demonstrates a 4.3-A transmission line pulse (TLP) failure level, corresponding to a ~ 6.5-kV Human-Body-Mode (HBM) ESD protection level. Under a supply voltage of 1.2 V and a drain current of 6.5 mA, the proposed ESD-protected LNA demonstrates a noise figure of 2.57 dB with an associated power gain of 16.7 dB. The input third-order intercept point (IIP3) is - 11 dBm, the input and output return losses are greater than 15.9 and 20 dB, respectively.

[1]  Steven H. Voldman.  ESD: Circuits and Devices , 2005 .

[2]  J.-P. Raskin,et al.  A 2.4-GHz Fully Integrated ESD-Protected Low-Noise Amplifier in 130-nm PD SOI CMOS Technology , 2007, IEEE Transactions on Microwave Theory and Techniques.

[3]  C.C. Russ,et al.  GGSCRs: GGNMOS Triggered silicon controlled rectifiers for ESD protection in deep sub-micron CMOS processes , 2001, 2001 Electrical Overstress/Electrostatic Discharge Symposium.

[4]  M. Muhammad,et al.  Study of factors limiting ESD diode performance in 90nm CMOS technologies and beyond , 2005, 2005 IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual..

[5]  S. Hsu,et al.  A Wideband Low Noise Amplifier With 4 kV HBM ESD Protection in 65 nm RF CMOS , 2009, IEEE Microwave and Wireless Components Letters.

[6]  Haigang Feng,et al.  A review on RF ESD protection design , 2005, IEEE Transactions on Electron Devices.

[7]  P. Bellew,et al.  TLP measurements for verification of ESD protection device response , 2001, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).

[8]  P. Wambacq,et al.  A 5-GHz fully integrated ESD-protected low-noise amplifier in 90-nm RF CMOS , 2004, IEEE Journal of Solid-State Circuits.

[9]  S.-C. Chen,et al.  Wiring Effect Optimization in 65-nm Low-Power NMOS , 2008, IEEE Electron Device Letters.

[10]  Chun-Yu Lin,et al.  Low-Capacitance SCR With Waffle Layout Structure for On-Chip ESD Protection in RF ICs , 2007, IEEE Transactions on Microwave Theory and Techniques.

[11]  M. Ker.  Whole-chip ESD protection design with efficient VDD-to-VSS ESD clamp circuits for submicron CMOS VLSI , 1999 .

[12]  B. Keppens,et al.  Speed optimized diode-triggered SCR (DTSCR) for RF ESD protection of ultra-sensitive IC nodes in advanced technologies , 2005, IEEE Transactions on Device and Materials Reliability.

[13]  Haigang Feng,et al.  ESD protection design for RF integrated circuits: new challenges , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).

[14]  T.H. Lee,et al.  A 1.5 V, 1.5 GHz CMOS low noise amplifier , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[15]  Manoj Sachdev,et al.  ESD protection circuit for 8.5Gbps I/Os in 90nm CMOS technology , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[16]  K. Chatty,et al.  Study of Design Factors Affecting Turn-on Time of Silicon Controlled Rectifiers (SCRS) in 90 and 65nm Bulk CMOS Technologies , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[17]  Steven Thijs,et al.  Advanced SCR ESD protection circuits for CMOS/SOI nanotechnologies , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[18]  Yan Han,et al.  Analysis of 65 nm technology grounded-gate NMOS for on-chip ESD protection applications , 2008 .

[19]  Chih-Wei Chen,et al.  A High Gain and Low Supply Voltage LNA for the Direct Conversion Application With 4-KV HBM ESD Protection in 90-nm RF CMOS , 2006, IEEE Microwave and Wireless Components Letters.

[20]  K. Mayaram,et al.  A packaged 2.4 GHz LNA in a 0.15µm CMOS process with 2kV HBM ESD protection , 2002, Proceedings of the 28th European Solid-State Circuits Conference.

[21]  Ming-Hsiang Song,et al.  A 6.5kV ESD-protected low noise amplifier in 65-nm CMOS , 2010, 2010 IEEE MTT-S International Microwave Symposium.

[22]  D. Linten,et al.  A 5 kV HBM transformer-based ESD protected 5-6 GHz LNA , 2007, 2007 IEEE Symposium on VLSI Circuits.

[23]  S.T. Nicolson,et al.  Methodology for Simultaneous Noise and Impedance Matching in W-Band LNAs , 2006, 2006 IEEE Compound Semiconductor Integrated Circuit Symposium.

[24]  E. A. Amerasekera,et al.  ESD in silicon integrated circuits , 1995 .

[25]  Ming-Dou Ker,et al.  Substrate-triggered SCR device for on-chip ESD protection in fully silicided sub-0.25-/spl mu/m CMOS process , 2003 .

[26]  P. Wambacq,et al.  An integrated 5 GHz low-noise amplifier with 5.5 kV HBM ESD protection in 90 nm RF CMOS , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..

[27]  P. Mortini,et al.  Investigation on different ESD protection strategies devoted to 3.3 V RF applications (2 GHz) in a 0.18 /spl mu/m CMOS process , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).