The impact of the gate dielectric quality in developing Au-free D-mode and E-mode recessed gate AlGaN/GaN transistors on a 200mm Si substrate

The selection of the gate dielectric is one of the most critical stability issues in recessed gate AlGaN/GaN transistors. In this work, we show that the quality of the gate dielectric has a strong impact on: 1) the threshold voltage (VTH) hysteresis, 2) the drain current reduction for enhancement mode devices, and 3) the forward gate bias TDDB (time dependent dielectric breakdown). It will be shown that the VTH hysteresis and the current reduction can be minimized by using a dielectric with lower interface state density (Dit) and less border traps, e.g., a PE-ALD SiN dielectric. Furthermore, the 0.01% failures at 20 years TDDB requirement at 150°C for a large power device, e.g., gate width Wg=36mm, necessitates the use of at least a 25nm-thick PE-ALD SiN gate dielectric.

[1]  S. Selberherr,et al.  Physics-Based Modeling of GaN HEMTs , 2012, IEEE Transactions on Electron Devices.

[2]  Yue Hao,et al.  Improved Interface and Transport Properties of AlGaN/GaN MIS-HEMTs With PEALD-Grown AlN Gate Dielectric , 2015, IEEE Transactions on Electron Devices.

[3]  Yilong Hao,et al.  900 V/1.6 mΩ · cm2 normally off Al 2O3/GaN MOSFET on silicon substrate , 2014 .

[4]  Ho-Young Cha,et al.  Impacts of conduction band offset and border traps on Vth instability of gate recessed normally-off GaN MIS-HEMTs , 2014, 2014 IEEE 26th International Symposium on Power Semiconductor Devices & IC's (ISPSD).

[5]  S. Decoutere,et al.  Au-free CMOS-compatible AlGaN/GaN HEMT processing on 200 mm Si substrates , 2012, 2012 24th International Symposium on Power Semiconductor Devices and ICs.

[6]  T. Ma,et al.  Electrical Characterization of Gate Traps in FETs With Ge and III–V Channels , 2013, IEEE Transactions on Device and Materials Reliability.

[7]  Ho-Young Cha,et al.  High-Voltage and Low-Leakage-Current Gate Recessed Normally-Off GaN MIS-HEMTs With Dual Gate Insulator Employing PEALD-${\rm SiN}_{x}$ /RF-Sputtered-${\rm HfO}_{2}$ , 2014, IEEE Electron Device Letters.

[8]  Chenming Calvin Hu,et al.  Gate Recessed Quasi-Normally OFF Al2O3/AlGaN/GaN MIS-HEMT With Low Threshold Voltage Hysteresis Using PEALD AlN Interfacial Passivation Layer , 2014, IEEE Electron Device Letters.

[9]  Guido Groeseneken,et al.  Time dependent dielectric breakdown (TDDB) evaluation of PE-ALD SiN gate dielectrics on AlGaN/GaN recessed gate D-mode MIS-HEMTs and E-mode MIS-FETs , 2015, 2015 IEEE International Reliability Physics Symposium.

[10]  S. Decoutere,et al.  CMOS Process-Compatible High-Power Low-Leakage AlGaN/GaN MISHEMT on Silicon , 2012, IEEE Electron Device Letters.

[11]  P. Gassot,et al.  An industrial process for 650V rated GaN-on-Si power devices using in-situ SiN as a gate dielectric , 2014, 2014 IEEE 26th International Symposium on Power Semiconductor Devices & IC's (ISPSD).

[12]  Shu Yang,et al.  High-Quality Interface in ${\rm Al}_{2}{\rm O}_{3}/{\rm GaN}/{\rm GaN}/{\rm AlGaN}/{\rm GaN}$ MIS Structures With In Situ Pre-Gate Plasma Nitridation , 2013, IEEE Electron Device Letters.

[13]  Se Stephen Potts,et al.  Plasma-Assisted Atomic Layer Deposition: Basics, Opportunities, and Challenges , 2011 .