Dual-mode element, semiconductor circuit including the same, and method for enhancing timing yield

Provided is a dual-mode element. The dual-mode element comprises: an input terminal; an output terminal; a primary logical operating unit which is connected to the input and output terminals; and a secondary logical operating unit which is connected to the input and output terminals, performs the same logical operation as the primary logical operating unit, has a faster operating speed than the primary logical operating unit, and is enabled and disabled at a primary mode and a secondary mode respectively.

[1]  Haranath Kar,et al.  Multi-threshold CMOS design for low power digital circuits , 2008, TENCON 2008 - 2008 IEEE Region 10 Conference.

[2]  Woonyun Kim,et al.  Post-silicon timing yield enhancement using dual-mode elements , 2009 .

[3]  Michael Orshansky,et al.  A Statistical Algorithm for Power- and Timing-Limited Parametric Yield Optimization of Large Integrated Circuits , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Hai Zhou,et al.  Statistical gate sizing for timing yield optimization , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..