A 10-Bit 800-MHz 19-mW CMOS ADC

A pipelined ADC employs charge-steering op amps to relax the trade-offs among speed, noise, and power consumption. Such op amps afford a fourfold increase in speed and a twofold reduction in noise for a given power consumption and voltage gain. Applying full-rate nonlinearity and gain error calibration, a prototype realized in 65-nm CMOS technology exhibits a Nyquist SNDR of 52.2 dB and draws 19 mW at 800 MHz. The ADC also demonstrates a new histogram-based background calibration technique.

[1]  B. Razavi,et al.  A 10-Bit 500-MS/s 55-mW CMOS ADC , 2009, IEEE Journal of Solid-State Circuits.

[2]  Akira Matsuzawa,et al.  A 0.55 V 7-bit 160 MS/s interpolated pipeline ADC using dynamic amplifiers , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.

[3]  Eisse Mensink,et al.  A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4]  J. Craninckx,et al.  A 1 . 7 mW 11 b 250 MS / s 2 × Interleaved Fully Dynamic Pipelined SAR ADC in 40 nm Digital CMOS , 2012 .

[5]  Michael Frueh,et al.  Design Of Integrated Circuits For Optical Communications , 2016 .

[6]  B. Murmann,et al.  A 12 b 75 MS/s pipelined ADC using open-loop residue amplification , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[7]  Jieh-Tsorng Wu,et al.  A CMOS 15-bit 125-MS/s Time-Interleaved ADC With Digital Background Calibration , 2006, IEEE Journal of Solid-State Circuits.

[8]  Jieh-Tsorng Wu,et al.  A 10-Bit 300-MS/s Pipelined ADC With Digital Calibration and Digital Bias Generation , 2013, IEEE Journal of Solid-State Circuits.

[9]  Paul R. Gray,et al.  A power optimized 13-b 5 Msamples/s pipelined analog-to-digital converter in 1.2 /spl mu/m CMOS , 1996 .

[10]  Behzad Razavi,et al.  Design Considerations for Interleaved ADCs , 2013, IEEE Journal of Solid-State Circuits.

[11]  P.J. Hurst,et al.  A 10b 120MSample/s time-interleaved analog-to-digital converter with digital background calibration , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[12]  P.J. Hurst,et al.  Nested Digital Background Calibration of a 12-bit Pipelined ADC Without an Input SHA , 2009, IEEE Journal of Solid-State Circuits.

[13]  Hae-Seung Lee,et al.  Background Calibration of Pipelined ADCs Via Decision Boundary Gap Estimation , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Phil Brown,et al.  A 16b 80MS/s 100mW 77.6dB SNR CMOS pipeline ADC , 2011, 2011 IEEE International Solid-State Circuits Conference.

[15]  Behzad Razavi,et al.  A 25-Gb/s 5-mW CMOS CDR/Deserializer , 2013, IEEE Journal of Solid-State Circuits.

[16]  Pierluigi Nuzzo,et al.  Noise Analysis of Regenerative Comparators for Reconfigurable ADC Architectures , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[17]  S. Okwit,et al.  ON SOLID-STATE CIRCUITS. , 1963 .

[18]  Behzad Razavi,et al.  A 10-b 1-GHz 33-mW CMOS ADC , 2013, IEEE Journal of Solid-State Circuits.

[19]  S. Shreve,et al.  Stochastic differential equations , 1955, Mathematical Proceedings of the Cambridge Philosophical Society.

[20]  Ian Galton,et al.  A 130 mW 100 MS/s Pipelined ADC With 69 dB SNDR Enabled by Digital Harmonic Distortion Correction , 2009, IEEE Journal of Solid-State Circuits.

[21]  Daehwa Paik,et al.  A low-noise self-calibrating dynamic comparator for high-speed ADCs , 2008, 2008 IEEE Asian Solid-State Circuits Conference.

[22]  Jan Craninckx,et al.  A 2.6mW 6b 2.2GS/s 4-times interleaved fully dynamic pipelined ADC in 40nm digital CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[23]  C. Schwoerer,et al.  An 80 MHz 10 b pipeline ADC with dynamic range doubling and dynamic reference selection , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).