AnyNoC: new network on a chip switching using the shared-memory and output-queue techniques for complex Internet of things systems

Recently, the Internet of things (IoT) has attracted a lot of attention owing to its versatile applications by enabling numerous things/objects to collect and exchange data via Internet. Despite the promising role of IoT, there exists the problem of integrating many heterogeneous functions into an embedded and complex IoT system. Meanwhile, in the past decade, we have also envisioned a paradigm shift in the embedded system market toward the system on a chip (SoC) by integrating all components into a single chip. But the on-chip communications of IoT systems remain an important and challenging issue. This work proposes a new network on a chip (NoC) switching, AnyNoC, employing the shared-memory and output-queue techniques implemented using the efficient dynamic link list, particularly suitable for the IoT SoC. The proposed high-level design can achieve the optimal performance by sharing the data buffer among all ports and eliminating the head-of-line blocking problem, resulting in a virtual point-to-point characteristic without the interruption of slow devices or congestion conditions in other ports. Moreover, the proposed architecture can minimize the required memory size by virtually sharing all buffers among all ports, resulting in one queue needed for each outbound port and totally N queues are required, where N denotes the number of ports. Therefore, compared to the famous wormhole switching, the proposed NoC architecture features lower cost and higher performance, which can approach the theoretical upper bound. Moreover, for a $$16\times 16$$16×16 network, the performance gain of the throughput of the proposed switching compared to the popular wormhole switching is about $$40\%$$40%.

[1]  José Duato,et al.  Destination-based HoL blocking elimination , 2006, 12th International Conference on Parallel and Distributed Systems - (ICPADS'06).

[2]  Jean-Philippe Diguet,et al.  Self-Adaptive Network On Chips , 2014, 2014 27th Symposium on Integrated Circuits and Systems Design (SBCCI).

[3]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[4]  Dong Xiang,et al.  Balancing virtual channel utilization for deadlock-free routing in torus networks , 2015, The Journal of Supercomputing.

[5]  Bo Hu,et al.  A Vision of IoT: Applications, Challenges, and Opportunities With China Perspective , 2014, IEEE Internet of Things Journal.

[6]  W. D. Peterson Specification for the : WISHBONE System-On-Chip ( SoC ) Interconnection Architecture for Portable IP Cores , 2001 .

[7]  Khin Mi Mi Aung,et al.  Building a large-scale object-based active storage platform for data analytics in the internet of things , 2016, The Journal of Supercomputing.

[8]  O. Tayan,et al.  Networks-on-Chip: Challenges, trends and mechanisms for enhancements , 2009, 2009 International Conference on Information and Communication Technologies.

[9]  Vincent John Mooney,et al.  A comparison of five different multiprocessor SoC bus architectures , 2001, Proceedings Euromicro Symposium on Digital Systems Design.

[10]  Ahmet Bindal,et al.  An undergraduate system-on-chip (SoC) course for computer engineering students , 2005, IEEE Transactions on Education.