Impact of Resistive-Bridge Defects in TAS-MRAM Architectures
暂无分享,去创建一个
L. Dilillo | A. Bosio | A. Todri | A. Virazel | K. Mackay | G. Prenat | P. Girard | J. Azevedo | J. Alvarez-Hérault | A. Bosio | P. Girard | A. Virazel | K. Mackay | J. Alvarez-Herault | G. Prenat | A. Todri | L. Dilillo | Joao Azevedo
[1] Yuan-Jen Lee,et al. Magnetic Memory: Contents , 2010 .
[2] Bernard Dieny,et al. Dynamic compact model of thermally assisted switching magnetic tunnel junctions , 2009 .
[3] Cheng-Wen Wu,et al. MRAM defect analysis and fault modeling , 2004, 2004 International Conferce on Test.
[4] J. C. Sloncxewski. Current-driven excitation of magnetic multilayers , 2003 .
[5] Zaid Al-Ars,et al. Functional memory faults: a formal notation and a taxonomy , 2000, Proceedings 18th IEEE VLSI Test Symposium.
[6] John K. DeBrosse,et al. Design considerations for MRAM , 2006, IBM J. Res. Dev..
[7] G. G. Stokes. "J." , 1890, The New Yale Book of Quotations.
[8] Bashir M. Al-Hashimi,et al. Bridging Fault Test Method With Adaptive Power Management Awareness , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[9] Bernd Becker,et al. Simulating Resistive-Bridging and Stuck-At Faults , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[10] Arnaud Virazel,et al. Coupling-based resistive-open defects in TAS-MRAM architectures , 2012, 2012 17th IEEE European Test Symposium (ETS).
[11] J. Gieraltowski,et al. The Stoner–Wohlfarth model of ferromagnetism , 2009 .
[12] Luigi Dilillo,et al. Impact of resistive-open defects on the heat current of TAS-MRAM architectures , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[13] F. Prégaldiny,et al. Compact modeling of magnetic tunnel junction , 2008, 2008 Joint 6th International IEEE Northeast Workshop on Circuits and Systems and TAISA Conference.
[14] Yuan-Jen Lee,et al. Magnetic Memory by Denny D. Tang , 2010 .
[15] Denny D. Tang,et al. Magnetic Memory: Fundamentals and Technology , 2010 .
[16] 裕幸 飯田,et al. International Technology Roadmap for Semiconductors 2003の要求清浄度について - シリコンウエハ表面と雰囲気環境に要求される清浄度, 分析方法の現状について - , 2004 .
[17] Cheng-Wen Wu,et al. Testing MRAM for Write Disturbance Fault , 2006, 2006 IEEE International Test Conference.