Power Delivery Aware Floorplanning for Voltage Island Designs

Voltage island has become a very effective design style for power saving by assigning different supply voltages to different modules. However, the new design style also brings forward new challenges, especially to the designer of P/G networks. In this paper, we study the power delivery problem in voltage island designs, and propose to consider voltage drop during the floorplanning process to reduce design iterations. We have implemented a floorplanner supporting voltage islands with special considerations on power delivery integrity. Our analysis shows that it is unnecessary to consider the pitch of the P/G network in the floorplan stage. Using this strategy to guide our new floorplaner, we can get more robust low power design under almost the same run time. Experimental results have demonstrated the effectiveness of our approach

[1]  Narayanan Vijaykrishnan,et al.  Reliability-aware SOC voltage islands partition and floorplan , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).

[2]  Radu Marculescu,et al.  Architecting voltage islands in core-based system-on-a-chip designs , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).

[3]  Narayanan Vijaykrishnan,et al.  Temperature-aware voltage islands architecting in system-on-chip design , 2005, 2005 International Conference on Computer Design.

[4]  Yici Cai,et al.  A Thermal Aware Floorplanning Algorithm Supporting Voltage Islands for Low Power SOC Design , 2005, PATMOS.

[5]  Joseph R. Shinnerl,et al.  Fast floorplanning by look-ahead enabled recursive bipartitioning , 2005, ASP-DAC.

[6]  Yao-Wen Chang,et al.  Modern floorplanning based on fast simulated annealing , 2005, ISPD '05.

[7]  Yici Cai,et al.  Power driven placement with layout aware supply voltage assignment for voltage island generation in dual-Vdd designs , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[8]  I-Min Liu,et al.  Post-placement voltage island generation under performance requirement , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[9]  C. Yeh,et al.  Layout techniques supporting the use of dual supply voltages for cell-based designs , 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361).

[10]  Yan Feng,et al.  A fixed-die floorplanning algorithm using an analytical approach , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[11]  Farid N. Najm,et al.  A static pattern-independent technique for power grid voltage integrity verification , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[12]  Yao-Wen Chang,et al.  Floorplan and power/ground network co-synthesis for fast design convergence , 2006, ISPD '06.

[13]  Dennis Sylvester,et al.  Power distribution techniques for dual VDD circuits , 2006, Asia and South Pacific Conference on Design Automation, 2006..