AHDAM: An Asymmetric Homogeneous with Dynamic Allocator Manycore Chip

The future high-end embedded systems applications are characterized by their computation-intensive workloads, their high-level of parallelism, their large data-set requirements, and their dynamism. Those applications require highly-efficient manycore architectures. In response to this problem, we designed an asymmetric homogeneous with dynamic allocator manycore architecture, called AHDAM chip. AHDAM chip exploits the parallelism on all its granularity levels. It implements multithreading techniques to increase the processors' utilization. We designed an easy programming model and reused an automatic compilation and application parallelization tool. To study its performance, we used the radio spectrum sensing application from the telecommunication domain. On a simulation framework, we evaluated sequential and parallel versions of the application on 2 platforms: single processor, and AHDAM chip with a variable number of processors. The results show that the application on the AHDAM chip has an execution time 574 times faster than on the single-processor system, while meeting the real-time deadline and occupying 51.92 mm2 at 40 nm technology.

[1]  Nicolas Ventroux,et al.  SESAM extension for fast MPSoC architectural exploration and dynamic streaming applications , 2010, 2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip.

[2]  Giuseppe Lipari,et al.  Schedulability Analysis of Global Scheduling Algorithms on Multiprocessor Platforms , 2009, IEEE Transactions on Parallel and Distributed Systems.

[3]  Babak Falsafi,et al.  The HiPEAC Vision , 2010 .

[4]  James D. Warnock,et al.  Cell Broadband Engine processor: Design and implementation , 2007, IBM J. Res. Dev..

[5]  Lionel Lacassagne,et al.  Light speed labeling: efficient connected component labeling on RISC architectures , 2011, Journal of Real-Time Image Processing.

[6]  Nicolas Ventroux,et al.  Hierarchical Network-on-Chip for Embedded Many-Core Architectures , 2010, 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip.

[7]  David W. Wall,et al.  Limits of instruction-level parallelism , 1991, ASPLOS IV.

[8]  Nicolas Ventroux,et al.  Comparison of Different Thread Scheduling Strategies for Asymmetric Chip MultiThreading Architectures in Embedded Systems , 2011, 2011 14th Euromicro Conference on Digital System Design.

[9]  Paolo Ienne,et al.  A Trimaran based framework for exploring the design space of VLIW ASIPs with coarse grain functional units , 2002, 15th International Symposium on System Synthesis, 2002..

[10]  Nicolas Ventroux,et al.  Towards a parameterizable cycle-accurate ISS in ArchC , 2010, ACS/IEEE International Conference on Computer Systems and Applications - AICCSA 2010.

[11]  Nicolas Ventroux,et al.  SCMP architecture: an asymmetric multiprocessor system-on-chip for dynamic applications , 2010, IFMT '10.