An analog neural network chip with random weight change learning algorithm
暂无分享,去创建一个
[1] Alan F. Murray,et al. Pulse-stream VLSI neural networks mixing analog and digital techniques , 1991, IEEE Trans. Neural Networks.
[2] Tetsuro Itakura,et al. Neuro chips with on-chip back-propagation and/or Hebbian learning , 1992 .
[3] Takashi Morie,et al. Analog VLSI Implementation of Adaptive Algorithms by an Extended Hebbian Synapse Circuit , 1992 .
[4] Katsunari Shibata,et al. A self-learning digital neural network using wafer-scale LSI , 1993 .
[5] T. Yamada,et al. A self-learning neural network chip with 125 neurons and 10 K self-organization synapses , 1990, Digest of Technical Papers., 1990 Symposium on VLSI Circuits.
[6] M. Yagyu,et al. Design, fabrication and evaluation of a 5-inch wafer scale neural network LSI composed on 576 digital neurons , 1990, 1990 IJCNN International Joint Conference on Neural Networks.
[7] Yannis Tsividis,et al. A reconfigurable VLSI neural network , 1992 .
[8] S. Tam,et al. An electrically trainable artificial neural network (ETANN) with 10240 'floating gate' synapses , 1990, International 1989 Joint Conference on Neural Networks.