Photolithography has been a driving force behind semiconductor scaling, but the technology has been at a standstill since the development of 193-nm water-based immersion lithography. As a consequence, the double patterning process has become the standard technology for diverse types of semiconductor devices as a means of extending the life of 193-nm exposure technology. We have previously reported on the extendibility and versatility of the double patterning process, from pitch-doubling by self-aligned double patterning (SADP)[1] to pitch-quadrupling by self-aligned quadruple patterning (SAQP)[2]. We also reported on the effectiveness of SADP technology for increasing resolution in hole patterns. While waiting for the development of extreme ultraviolet (EUV) lithography tools to be completed, it will be necessary to search out possibilities for further semiconductor scaling using the double patterning process as the mainstream technique for extending the life of 193-nm immersion lithography.
[1]
Michael C. Smayling,et al.
Low k1 logic design using gridded design rules
,
2008,
SPIE Advanced Lithography.
[2]
Kenichi Oyama,et al.
Advanced self-aligned DP process development for 22-nm node and beyond
,
2010,
Advanced Lithography.
[3]
Hidetami Yaegashi,et al.
Overview: continuous evolution on double-patterning process
,
2012,
Other Conferences.
[4]
Hidetami Yaegashi,et al.
The enhanced photoresist shrink process technique toward 22nm node
,
2011,
Advanced Lithography.
[5]
Michael C. Smayling,et al.
Optical lithography applied to 20-nm CMOS Logic and SRAM
,
2011,
Advanced Lithography.