Template-based QC-LDPC decoder architecture generation

This paper presents an automated template-based approach for layered QC-LDPC architectures. The underlying idea is to be able to generate any number of fairly optimized hardware designs with only a minimum effort required by tuning high level parameters (parity check matrix, number of AP-LLR messages being processed at a time, etc.). Having chosen a partially parallel architecture, template design effort has been concentrated in two directions: distributed control across the LDPC decoder for modularity and versatility, and datapath design in order to support any given parallelism at processing node level. All user inputs are propagated by the proposed automated flow for all design phases: (i) Verilog HDL LDPC architecture (ii) test-benches and verification environments (iii) evaluation step (BER/FER, average iterations, cost, throughput) of the LDPC decoder architecture. We present the results for the architectures generated for dv = 3, dv = 4 regular QC-LDPC code, as well as for the WiMAX (1152,2304) irregular code, with different levels of parallelism at processing node level.

[1]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[2]  Manabu Hagiwara,et al.  Comment on "Quasi-Cyclic Low Density Parity Check Codes From Circulant Permutation Matrices" , 2009, IEEE Trans. Inf. Theory.

[3]  Soner Yesil,et al.  Dual port ram based layered decoding for Multi Rate Quasi-Cyclic LDPC codes , 2014, 2014 12th International Conference on Signal Processing (ICSP).

[4]  Brendan J. Frey,et al.  Iterative Decoding of Compound Codes by Probability Propagation in Graphical Models , 1998, IEEE J. Sel. Areas Commun..

[5]  M. Gomes,et al.  HDL Library of Processing Units for an Automatic LDPC Decoder Design , 2006, 2006 Ph.D. Research in Microelectronics and Electronics.

[6]  Jeffrey P. Long,et al.  Implementing the NASA Deep Space LDPC Codes for Defense Applications , 2013, MILCOM 2013 - 2013 IEEE Military Communications Conference.

[7]  Peter M. Athanas,et al.  A hardware generator for factor graph applications , 2014, 2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14).

[8]  Syed Mahfuzul Aziz,et al.  An automated design methodology for FPGA-based Multi-Gbps LDPC decoders , 2012, 2012 15th International Conference on Computer and Information Technology (ICCIT).

[9]  Joseph R. Cavallaro,et al.  Scalable and low power LDPC decoder design using high level algorithmic synthesis , 2009, 2009 IEEE International SOC Conference (SOCC).

[10]  D.E. Hocevar,et al.  A reduced complexity decoder architecture via layered decoding of LDPC codes , 2004, IEEE Workshop onSignal Processing Systems, 2004. SIPS 2004..

[11]  Valentin Savin,et al.  Cost-efficient FPGA layered LDPC decoder with serial AP-LLR processing , 2014, 2014 24th International Conference on Field Programmable Logic and Applications (FPL).