FPGA Implementation of a Recursive Rank One Updating Matrix Inversion Algorithm for Constrained MPC
暂无分享,去创建一个
[1] Rajeev Jain,et al. Techniques for FPGA Implementation of Video Compression Systems , 1995, Third International ACM Symposium on Field-Programmable Gate Arrays.
[2] G. Cybenko,et al. Hyperbolic Householder algorithms for factoring structured matrices , 1990 .
[3] Stephen J. Wright,et al. Application of Interior-Point Methods to Model Predictive Control , 1998 .
[4] J. Dongarra,et al. Generalized QR factorization and its applications , 1992 .
[5] T. Kailath,et al. The Schur Algorithm for Matrix-Valued Meromorphic Functions , 1994 .
[6] T. A. Badgwell,et al. An Overview of Industrial Model Predictive Control Technology , 1997 .
[7] E. Bareiss. Numerical solution of linear equations with Toeplitz and Vector Toeplitz matrices , 1969 .
[8] Ray Andraka,et al. A survey of CORDIC algorithms for FPGA based computers , 1998, FPGA '98.
[9] Viktor K. Prasanna,et al. Sparse Matrix-Vector multiplication on FPGAs , 2005, FPGA '05.
[10] Pierre Marchal,et al. Field-programmable gate arrays , 1999, CACM.
[11] Jan M. Maciejowski,et al. Predictive control : with constraints , 2002 .
[12] H. Akaike. Block Toeplitz Matrix Inversion , 1973 .
[13] S. R. Searle,et al. On Deriving the Inverse of a Sum of Matrices , 1981 .