A 65-nm ReRAM-Enabled Nonvolatile Processor With Time-Space Domain Adaption and Self-Write-Termination Achieving > 4× Faster Clock Frequency and > 6× Higher Restore Speed

With an ever-increasing demand for energy efficiency, processors with instant-on and zero leakage features are highly appreciated in energy harvesting as well as “normally off” applications. Recently, zero-standby power and fast switching nonvolatile processors (NVPs) have been proposed based on emerging nonvolatile memories (NVMs), such as ferroelectric RAM or spin-transfer-torque magnetic RAM. However, previous NVPs store all data to NVM upon every power interruption, resulting in high-energy consumption and degraded NVM endurance. This paper presents a 65-nm fully CMOS-logic-compatible ReRAM-based NVP supporting time-space domain adaption. It incorporates adaptive nonvolatile controller, nonvolatile flip-flops, and nonvolatile static random access memory (nvSRAM) with self-write termination. Data redundancy in both time and space domain is fully exploited to reduce store/restore time/energy and boost clock frequency. The NVP operates at >100 MHz and achieves 20 ns/0.45 nJ restore time/energy, realizing >6 $\times $ and >6000 $\times $ higher speed and energy efficiency of restore and >4 $\times $ faster operating frequency compared with that of state of the art.

[1]  Bo Zhao,et al.  A 3us wake-up time nonvolatile processor based on ferroelectric flip-flops , 2012, 2012 Proceedings of the ESSCIRC (ESSCIRC).

[2]  Meng-Fan Chang,et al.  Low ${\rm VDDmin}$ Swing-Sample-and-Couple Sense Amplifier and Energy-Efficient Self-Boost-Write-Termination Scheme for Embedded ReRAM Macros Against Resistance and Switch-Time Variations , 2015, IEEE Journal of Solid-State Circuits.

[3]  Rong Luo,et al.  Storage-less and converter-less maximum power point tracking of photovoltaic cells for a nonvolatile microprocessor , 2014, 2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC).

[4]  Puneet Gupta,et al.  Comparative Evaluation of Spin-Transfer-Torque and Magnetoelectric Random Access Memory , 2016, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[5]  Jun Koyama,et al.  A 32-bit CPU with zero standby power and 1.5-clock sleep/2.5-clock wake-up achieved by utilizing a 180-nm C-axis aligned crystalline In-Ga-Zn oxide transistor , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[6]  C. Lin,et al.  High density and ultra small cell size of Contact ReRAM (CR-RAM) in 90nm CMOS logic technology and circuits , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[7]  Yu Wang,et al.  4.7 A 65nm ReRAM-enabled nonvolatile processor with 6× reduction in restore time and 4× higher clock frequency using adaptive data retention and self-write-termination nonvolatile logic , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[8]  Weisheng Zhao,et al.  A Multilevel Cell for STT-MRAM Realized by Capping Layer Adjustment , 2015, IEEE Transactions on Magnetics.

[9]  Hugh P. McAdams,et al.  An FRAM-Based Nonvolatile Logic MCU SoC Exhibiting 100% Digital State Retention at ${\rm VDD}=$ 0 V Achieving Zero Leakage With ${<}$ 400-ns Wakeup Time for ULP Applications , 2014, IEEE Journal of Solid-State Circuits.

[10]  Yoshimoto Masahiko,et al.  A 2.4 pJ Ferroelectric-Based Non-Volatile Flip-Flop with 10-Year Data Retention Capability , 2015 .

[11]  Meng-Fan Chang,et al.  A 0.5V 4Mb logic-process compatible embedded resistive RAM (ReRAM) in 65nm CMOS using low-voltage current-mode sensing scheme with 45ns random read time , 2012, 2012 IEEE International Solid-State Circuits Conference.

[12]  Shimeng Yu,et al.  Design and optimization methodology for 3D RRAM arrays , 2013, 2013 IEEE International Electron Devices Meeting.

[13]  James F. Scott,et al.  The Physics of Ferroelectric Memories , 1998 .

[14]  Meng-Fan Chang,et al.  A ReRAM-based single-NVM nonvolatile flip-flop with reduced stress-time and write-power against wide distribution in write-time by using self-write-termination scheme for nonvolatile processors in IoT era , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).

[15]  Weisheng Zhao,et al.  Multiplexing Sense-Amplifier-Based Magnetic Flip-Flop in a 28-nm FDSOI Technology , 2015, IEEE Transactions on Nanotechnology.

[16]  Fan Zhang,et al.  A Batteryless 19 $\mu$W MICS/ISM-Band Energy Harvesting Body Sensor Node SoC for ExG Applications , 2013, IEEE Journal of Solid-State Circuits.

[17]  A. Fert,et al.  The emergence of spin electronics in data storage. , 2007, Nature materials.

[18]  Luca Benini,et al.  Graceful Performance Modulation for Power-Neutral Transient Computing Systems , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[19]  Anantha Chandrakasan,et al.  A Low-Voltage 1 Mb FRAM in 0.13 $\mu$m CMOS Featuring Time-to-Digital Sensing for Expanded Operating Margin , 2012, IEEE Journal of Solid-State Circuits.

[20]  Narayanan Vijaykrishnan,et al.  Architecture exploration for ambient energy harvesting nonvolatile processors , 2015, 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA).

[21]  Tetsuo Endoh,et al.  10.5 A 90nm 20MHz fully nonvolatile microcontroller for standby-power-critical applications , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[22]  Anantha Chandrakasan,et al.  A 3.4pJ FeRAM-enabled D flip-flop in 0.13µm CMOS for nonvolatile processing in digital systems , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[23]  David Blaauw,et al.  A Modular 1 mm$^{3}$ Die-Stacked Sensing Platform With Low Power I$^{2}$C Inter-Die Communication and Multi-Modal Energy Harvesting , 2013, IEEE Journal of Solid-State Circuits.

[24]  Huazhong Yang,et al.  SPaC: A segment-based parallel compression for backup acceleration in nonvolatile processors , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[25]  H. Noguchi,et al.  Progress of STT-MRAM technology and the effect on normally-off computing systems , 2012, 2012 International Electron Devices Meeting.

[26]  Huazhong Yang,et al.  A Ferroelectric Nonvolatile Processor with 46 $\mu $ s System-Level Wake-up Time and 14 $\mu $ s Sleep Time for Energy Harvesting Applications , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[27]  Huazhong Yang,et al.  PaCC: A Parallel Compare and Compress Codec for Area Reduction in Nonvolatile Processors , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[28]  James Myers,et al.  Embedded Memory and ARM Cortex-M0 Core Using 60-nm C-Axis Aligned Crystalline Indium–Gallium–Zinc Oxide FET Integrated With 65-nm Si CMOS , 2017, IEEE Journal of Solid-State Circuits.