Asymmetric aging of clock networks in power efficient designs

Circuit aging due to Bias Temperature Instability (BTI) has become one of the major reliability concerns in digital integrated circuits. In this paper, we analyze the impact of asymmetrical aging due to BTI in the clock tree segments of power efficient designs. The non-uniform aging of launch and capture clock segments not only could violate the setup timing but also could result in gross hold violations. Aging in clock networks also results in pulse width compression which impacts the half-cycle paths' timing adversely. We show that the conventional static timing analysis (STA) have limitations in detecting these violations and; thus propose a Static Asymmetric Aging Analysis (S3A) algorithm. The S3A is based on the Asymmetric Aging model that is developed and validated using 45nm test-chip data and reliability simulations.

[1]  David Z. Pan,et al.  Analysis and optimization of NBTI induced clock skew in gated clock trees , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[2]  Min Chen,et al.  Asymmetric Aging and Workload Sensitive Bias Temperature Instability Sensors , 2012, IEEE Design & Test of Computers.

[3]  Saurabh Dighe,et al.  Adaptive Frequency and Biasing Techniques for Tolerance to Dynamic Temperature-Voltage Variations and Aging , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4]  Steven M. Burns,et al.  The ISPD-2012 discrete cell sizing contest and benchmark suite , 2012, ISPD '12.

[5]  T. Grasser,et al.  The statistical analysis of individual defects constituting NBTI and its implications for modeling DC- and AC-stress , 2010, 2010 IEEE International Reliability Physics Symposium.

[6]  Ali Keshavarzi,et al.  Burn-in temperature projections for deep sub-micron technologies , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[7]  Srikanth Krishnan,et al.  Product drift from NBTI: Guardbanding, circuit and statistical effects , 2010, 2010 International Electron Devices Meeting.

[8]  John M. Carulli,et al.  Impact of negative bias temperature instability on product parametric drift , 2004, 2004 International Conferce on Test.

[9]  Masanori Hashimoto,et al.  Increase in delay uncertainty by performance optimization , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[10]  Mehrdad Nourani,et al.  Performance entitlement by exploiting transistor's BTI recovery , 2013, International Symposium on Quality Electronic Design (ISQED).

[11]  Yu Cao,et al.  Failure diagnosis of asymmetric aging under NBTI , 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).