DFFT design for functional testability

Creating functional tests that work on an ATE has always been a significant challenge [I]. This paper identifies the fundamental mechanisms for functional test failures of an SOC on an ATE. Taking these mechanisms into account during the design process of a chip can substantially reduce the efforts needed to make functional tests work. We call this process design for functional testability (DFFT).

[1]  Yervant Zorian,et al.  Effective software self-test methodology for processor cores , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[2]  Richard Davies,et al.  Manufacturing pattern development for the Alpha 21164 microprocessor , 1997, Proceedings International Test Conference 1997.

[3]  Christos A. Papachristou,et al.  Microprocessor based testing for core-based system on chip , 1999, DAC '99.

[4]  John G. Petrovick,et al.  Low-cost testing of high-density logic components , 1989, IEEE Design & Test of Computers.

[5]  Nur A. Touba,et al.  Testing embedded cores using partial isolation rings , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).

[6]  Sujit Dey,et al.  Software-based self-testing methodology for processor cores , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Robert C. Aitken,et al.  Test sets and reject rates: all fault coverages are not created equal , 1993, IEEE Design & Test of Computers.

[8]  Peter C. Maxwell,et al.  Comparing functional and structural tests , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[9]  Jacob A. Abraham,et al.  Native mode functional self-test generation for Systems-on-Chip , 2002, Proceedings International Symposium on Quality Electronic Design.

[10]  Jacob A. Abraham,et al.  Test generation for Gigahertz processors using an automatic functional constraint extractor , 1999, DAC '99.

[11]  Roland E. Best.  Phase-locked loops : design, simulation, and applications , 2003 .

[12]  Jian Shen,et al.  Native mode functional test generation for processors with applications to self test and design validation , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).