AMULET3: a 100 MIPS asynchronous embedded processor

AMULET3 is a 32-bit asynchronous processor core that is fully instruction set compatible with the clocked ARM cores. It represents the culmination of ten years of research and development into asynchronous processor design at the University of Manchester, and is the first step into commercial use for this technology. AMULET3 shows that asynchronous technology is commercially viable, and is competitive in terms of performance, area and power-efficiency with clocked design. In addition, asynchronous design offers significant advantages in terms of reduced electromagnetic interference and unique power management capabilities.

[1]  Nigel Charles Paver,et al.  The Design and Implementation of an Asynchronous Microprocessor , 1994 .

[2]  Jim D. Garside,et al.  The design and evaluation of an asynchronous microprocessor , 1994, Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[3]  Jim D. Garside,et al.  AMULET1: A Asynchronous ARM Microprocessor , 1997, IEEE Trans. Computers.

[4]  Jim D. Garside,et al.  AMULET2e: an asynchronous embedded controller , 1997, Proceedings Third International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[5]  Paul Day,et al.  Four-phase micropipeline latch control circuits , 1996, IEEE Trans. Very Large Scale Integr. Syst..

[6]  Simon Segars.  The ARM9 family-high performance microprocessors for embedded applications , 1998, Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273).

[7]  Steve Furber.  ARM System-on-Chip Architecture , 2000 .

[8]  Luciano Lavagno,et al.  Petrify: A Tool for Manipulating Concurrent Specifications and Synthesis of Asynchronous Controllers (Special Issue on Asynchronous Circuit and System Design) , 1997 .

[9]  Dr John Bainbridge.  Asynchronous System-on-Chip Interconnect , 2002, Distinguished Dissertations.

[10]  Steve Temple,et al.  On-chip timing reference for self-timed microprocessor , 2000 .

[11]  Kees van Berkel,et al.  Handshake Circuits: An Asynchronous Architecture for VLSI Programming , 1993 .

[12]  William John Bainbridge,et al.  Asynchronous macrocell interconnect using MARBLE , 1998, Proceedings Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[13]  Andrew Bardsley,et al.  Compiling the language Balsa to delay insensitive hardware , 1997 .

[14]  Jianwei Liu,et al.  AMULET2e: an asynchronous embedded controller , 1999 .

[15]  Stephen B. Furber,et al.  Modelling and Simulation of Asynchronous Systems Using the LARD Hardware Description Language , 1998, ESM.

[16]  Liam Goudge,et al.  Embedded control problems, Thumb, and the ARM7TDMI , 1995, IEEE Micro.