Arbitrary Error Detection in Combinational Circuits by Using Partitioning

The paper presents a new technique for designing a concurrently checking combinational circuit. The technique is based on partitioning the circuit into two independent sub-circuits. It does not require any redundant coding variables; instead, it utilizes a sub-set of input variables. These variables are transferred directly into a checker providing the arbitrary error detection. The paper develops and studies a method for selecting an optimized sub-set of such variables. Benchmark results show efficiency of the proposed approach.

[1]  Ilya Levin,et al.  Implementation of concurrent checking circuits by independent sub-circuits , 2005, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05).

[2]  Vl. V. Saposhnikov,et al.  A New Design Method for Self-Checking Unidirectional Combinational Circuits , 1998, J. Electron. Test..

[3]  Ilya Levin,et al.  Self-checking of FPGA-based control units , 1999, Proceedings Ninth Great Lakes Symposium on VLSI.

[4]  Mark G. Karpovsky,et al.  On-line Self-Checking of Microprogram Control Units , 2001 .

[5]  P. K. Lala.  Self-Checking and Fault-Tolerant Digital Design , 1995 .

[6]  Prithviraj Banerjee,et al.  RSYN: a system for automated synthesis of reliable multilevel circuits , 1994, IEEE Trans. Very Large Scale Integr. Syst..