Characterization of Digital Single Event Transient Pulse-Widths in 130-nm and 90-nm CMOS Technologies
暂无分享,去创建一个
B. Narasimham | W. T. Holman | B.L. Bhuva | R.D. Schrimpf | A.F. Witulski | W.T. Holman | L.W. Massengill | J.D. Black | W.H. Robinson | O.A. Amusan | M.J. Gadlage | P.H. Eaton | J.M. Benedetto | W. H. Robinson | peixiong zhao | P. Eaton | L. Massengill | M. Gadlage | B. Narasimham | B. Bhuva | A. Witulski | J. Benedetto | O. Amusan | J. Black
[1] B. Narasimham,et al. On-Chip Characterization of Single-Event Transient Pulsewidths , 2006, IEEE Transactions on Device and Materials Reliability.
[2] Michael Nicolaidis. Time redundancy based soft-error tolerance to rescue nanometer technologies , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).
[3] R. Perez,et al. Measuring the width of transient pulses induced by ionising radiation , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..
[4] Lloyd W. Massengill,et al. Basic mechanisms and modeling of single-event upset in digital microelectronics , 2003 .
[5] A.F. Witulski,et al. HBD layout isolation techniques for multiple node charge collection mitigation , 2005, IEEE Transactions on Nuclear Science.
[6] R.D. Schrimpf,et al. Single event transient pulse widths in digital microcircuits , 2004, IEEE Transactions on Nuclear Science.
[7] B.L. Bhuva,et al. RHBD techniques for mitigating effects of single-event hits using guard-gates , 2005, IEEE Transactions on Nuclear Science.
[8] O.A. Amusan,et al. Propagating SET Characterization Technique for Digital CMOS Libraries , 2006, IEEE Transactions on Nuclear Science.
[9] Lloyd W. Massengill,et al. Impact of scaling on soft-error rates in commercial microprocessors , 2002 .
[10] P.H. Eaton,et al. Digital Single Event Transient Trends With Technology Node Scaling , 2006, IEEE Transactions on Nuclear Science.
[11] O. Faynot,et al. Statistical Analysis of the Charge Collected in SOI and Bulk Devices Under Heavy lon and Proton Irradiation—Implications for Digital SETs , 2006, IEEE Transactions on Nuclear Science.
[12] Bharat L. Bhuva,et al. Simulation of SEU transients in CMOS ICs , 1991 .