Stability Analysis of a Novel Proposed Low Power 10T SRAM Cell for Write Operation

This paper focuses on the analysis of stability of a proposed low power 10T SRAM cell during write operation. In the proposed structure there are two voltage sources, one connected with the bit line and the other connected with the bitbar line for reducing the voltage swing during the switching activity. This reduction in voltage swing causes less dynamic power dissipation during switching activity. Two stack transistors are also connected in the pull-down paths which increase the threshold voltages of the pull down transistors and cause the reduction in sub-threshold leakage current and static power dissipation. In this paper we use the approach of write static noise margin, bit line voltage write margin and word line voltage write margin for analyzing the stability of the proposed SRAM cell. These two extra voltage sources control the voltage swing on the output node and improve the noise margin during the write operation. Simulation has been done in 45nm CMOS technology with 1.0 volt power supply in Microwind 3.1 software. Simulation results have been compared to those of other existing SRAM cells.

[1]  T. Mudge,et al.  Drowsy caches: simple techniques for reducing leakage power , 2002, Proceedings 29th Annual International Symposium on Computer Architecture.

[2]  Andreas Peter Burg,et al.  Benchmarking of Standard-Cell Based Memories in the Sub-$V_{\rm T}$ Domain in 65-nm CMOS Technology , 2011, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[3]  Narayanan Vijaykrishnan,et al.  Analyzing soft errors in leakage optimized SRAM design , 2003, 16th International Conference on VLSI Design, 2003. Proceedings..

[4]  Shi-Yu Huang,et al.  P-P-N Based 10T SRAM Cell for Low-Leakage and Resilient Subthreshold Operation , 2011, IEEE Journal of Solid-State Circuits.

[5]  Zhiyu Liu,et al.  Characterization of a Novel Nine-Transistor SRAM Cell , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Kaushik Roy,et al.  Multi-level wordline driver for low power SRAMs in nano-scale CMOS technology , 2011, 2011 IEEE 29th International Conference on Computer Design (ICCD).

[7]  Shyam Akashe,et al.  Multi Vt 7T Sram cell for high speed application at 45 Nm technology , 2011, International Conference on Nanoscience, Engineering and Technology (ICONSET 2011).

[8]  P ? ? ? ? ? ? ? % ? ? ? ? , 1991 .

[9]  M. Nomura,et al.  Redefinition of Write Margin for Next-Generation SRAM and Write-Margin Monitoring Circuit , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[10]  Alexander Fish,et al.  State space modeling for sub-threshold SRAM stability analysis , 2012, 2012 IEEE International Symposium on Circuits and Systems.

[11]  S. Kosonocky,et al.  Fluctuation limits & scaling opportunities for CMOS SRAM cells , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[12]  Rajeev P. Anand,et al.  Reduce Leakage Currents in Low Power SRAM Cell Structures , 2011, 2011 IEEE Ninth International Symposium on Parallel and Distributed Processing with Applications Workshops.

[14]  Enrico Macii,et al.  Design Techniques and Architectures for Low-Leakage SRAMs , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  Anantha Chandrakasan,et al.  Scaling of stack effect and its application for leakage reduction , 2001, ISLPED'01: Proceedings of the 2001 International Symposium on Low Power Electronics and Design (IEEE Cat. No.01TH8581).

[16]  Binjie Cheng,et al.  Variability resilient low-power 7T-SRAM design for nano-scaled technologies , 2010, 2010 11th International Symposium on Quality Electronic Design (ISQED).

[17]  Donghui Wang,et al.  The design of low leakage SRAM cell with high SNM , 2011, 2011 9th IEEE International Conference on ASIC.

[18]  Meng-Fan Chang,et al.  Low Store Energy, Low VDDmin, 8T2R Nonvolatile Latch and SRAM With Vertical-Stacked Resistive Memory (Memristor) Devices for Low Power Mobile Applications , 2012, IEEE Journal of Solid-State Circuits.

[19]  N. Vallepalli,et al.  A 3-GHz 70-mb SRAM in 65-nm CMOS technology with integrated column-based dynamic power supply , 2005, IEEE Journal of Solid-State Circuits.

[20]  Vikas Chaudhary,et al.  Efficient voltage conversion for SRAM low standby power modes , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).