Design and Analysis of Flipped Voltage Follower for Different Aspect Ratio
暂无分享,去创建一个
[1] Andreas Demosthenous,et al. A CMOS Instrumentation Amplifier With 90-dB CMRR at 2-MHz Using Capacitive Neutralization: Analysis, Design Considerations, and Implementation , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.
[2] Ramón González Carvajal,et al. The flipped voltage follower: a useful cell for low-voltage low-power circuit design , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.
[3] Annajirao Garimella,et al. Voltage buffer compensation using Flipped Voltage Follower in a two-stage CMOS op-amp , 2015, 2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS).
[4] A.M. Davis,et al. Microelectronic circuits , 1983, Proceedings of the IEEE.
[5] R.G. Carvajal,et al. The flipped voltage follower: a useful cell for low-voltage low-power circuit design , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).
[6] A. Sedra. Microelectronic circuits , 1982 .
[7] Vijay Savani,et al. Analysis and Characterization of Different Voltage Follower Topologies in 90 nm Technology , 2012 .
[9] Rajesh Mehra,et al. Low Power, Delay Optimised Buffer Design using 70nm CMOS Technology , 2011 .
[10] Amisha P. Naik,et al. Comparative Analysis of Low Power CMOS Class -A Voltage Followers with Current Mirror as a Load , 2011 .
[11] Mr. D. K. Shedge,et al. Analysis and Design of CMOS Source Followers and Super Source Follower , 2013 .