A UML framework for the dimensioning and formal verification of embedded systems

The TURTLE UML profile and the open source toolkit TTool define a formal modeling and verification framework for communicating embedded systems design. The paper extends TURTLE and TTool with network calculus techniques. Dimensioning diagrams enable system dimensioning prior to usual object-oriented design and facilitates formal verification of design models. The paper uses a video-conferencing system to illustrate the proposed approach.

[1]  Ludovic Apvrille,et al.  TURTLE: a real-time UML profile supported by a formal validation toolkit , 2004, IEEE Transactions on Software Engineering.

[2]  Henrik Schiøler,et al.  CyNC: a MATLAB/SimuLink toolbox for network calculus , 2007, VALUETOOLS.

[3]  Rene L. Cruz,et al.  A calculus for network delay, Part I: Network elements in isolation , 1991, IEEE Trans. Inf. Theory.

[4]  Marcel Verhoef,et al.  System architecture evaluation using modular performance analysis: a case study , 2006, International Journal on Software Tools for Technology Transfer.

[5]  Henrik Schiøler,et al.  CyNC: a MATLAB/SimuLink toolbox for network calculus , 2007, Valuetools 2007.

[6]  Vittorio Cortellessa,et al.  Integrating Software Models and Platform Models for Performance Analysis , 2007, IEEE Transactions on Software Engineering.