Jitter-Quantizing-Based TRNG Robust Against PVT Variations

Security is critical to the growing popularity of the Internet of Things(IoT), and true random number generator (TRNG) plays an increasingly important role in information security systems. Conventional TRNGs use natural physical stochastic processes including thermal noise, chaos-based circuit, and so on to generate random numbers. These analog circuits based TRNG structures often consume excessive hardware resources. Meanwhile, it is difficult to incorporate them into digital system. In this paper, a novel all-digital true random number generator in SRAM-based FPGAs is proposed by using Vernier technique that precisely quantize random edge jitter. The proposed TRNG design is implemented on Xilinx Virtex-6 XC6VLX240T-1FF1156 FPGA and shows a high quality of randomness which has passed the NIST test suite with relatively high p-values, achieves a high throughput of 127 Mbps with occupying 32 slices. Experimental results show a good tolerance to bias phenomenon induced by process, voltage, and temperature variations.

[1]  K. Ichiyama,et al.  Novel CMOS Circuits to Measure Data-Dependent Jitter, Random Jitter, and Sinusoidal Jitter in Real Time , 2008, IEEE Transactions on Microwave Theory and Techniques.

[2]  Lei Zhang,et al.  A Highly Flexible Lightweight and High Speed True Random Number Generator on FPGA , 2018, 2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[3]  Lawrence T. Clark,et al.  SRAM Circuits for True Random Number Generation Using Intrinsic Bit Instability , 2018, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Masanori Hashimoto,et al.  An oscillator-based true random number generator with jitter amplifier , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[5]  Berk Sunar,et al.  A Provably Secure True Random Number Generator with Built-In Tolerance to Active Attacks , 2007, IEEE Transactions on Computers.

[6]  Ingrid Verbauwhede,et al.  FPGA Vendor Agnostic True Random Number Generator , 2006, 2006 International Conference on Field Programmable Logic and Applications.

[7]  Vikram Suresh,et al.  $\mu $ RNG: A 300–950 mV, 323 Gbps/W All-Digital Full-Entropy True Random Number Generator in 14 nm FinFET CMOS , 2016, IEEE Journal of Solid-State Circuits.

[8]  Ali Emre Pusane,et al.  A novel design method for discrete time chaos based true random number generators , 2014, Integr..

[9]  Edoardo Charbon,et al.  A multi-channel, 10ps resolution, FPGA-based TDC with 300MS/s throughput for open-source PET applications , 2011, 2011 IEEE Nuclear Science Symposium Conference Record.

[10]  Changho Seo,et al.  TRNG (True Random Number Generator) Method Using Visible Spectrum for Secure Communication on 5G Network , 2018, IEEE Access.

[11]  Himanshu Kaul,et al.  2.4 Gbps, 7 mW All-Digital PVT-Variation Tolerant True Random Number Generator for 45 nm CMOS High-Performance Microprocessors , 2012, IEEE Journal of Solid-State Circuits.

[12]  Vincent von Kaenel,et al.  Dual True Random Number Generators for Cryptographic Applications Embedded on a 200 Million Device Dual CPU SoC , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[13]  E. Charbon,et al.  A 19.6 ps, FPGA-Based TDC With Multiple Channels for Open Source Applications , 2013, IEEE Transactions on Nuclear Science.

[14]  Ingrid Verbauwhede,et al.  Highly efficient entropy extraction for true random number generators on FPGAs , 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[15]  Naoki Fujieda,et al.  A latch-latch composition of metastability-based true random number generator for Xilinx FPGAs , 2018, IEICE Electron. Express.

[16]  Zilong Liu,et al.  A Low-Cost Low-Power Ring Oscillator-Based Truly Random Number Generator for Encryption on Smart Cards , 2016, IEEE Transactions on Circuits and Systems II: Express Briefs.

[17]  Luis Hernández Encinas,et al.  A Lightweight Pseudorandom Number Generator for Securing the Internet of Things , 2017, IEEE Access.

[18]  Debdeep Mukhopadhyay,et al.  An Improved DCM-Based Tunable True Random Number Generator for Xilinx FPGA , 2017, IEEE Transactions on Circuits and Systems II: Express Briefs.

[19]  Elaine B. Barker,et al.  A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applications , 2000 .

[20]  Masanori Hashimoto,et al.  A process and temperature tolerant oscillator-based true random number generator with dynamic 0/1 bias correction , 2013, 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[21]  Shuguo Li,et al.  A new digital true random number generator based on delay chain feedback loop , 2017, 2017 IEEE International Symposium on Circuits and Systems (ISCAS).

[22]  Frederic Ouattara,et al.  Practical Experiments on Fabricated TAS-MRAM Dies to Evaluate the Stochastic Behavior of Voltage-Controlled TRNGs , 2019, IEEE Access.

[23]  John Kelsey,et al.  Recommendation for the Entropy Sources Used for Random Bit Generation , 2018 .

[24]  Hua Chen,et al.  A General Method to Evaluate the Correlation of Randomness Tests , 2013, WISA.

[25]  Kwok-Wo Wong,et al.  True random number generator based on mouse movement and chaotic hash function , 2009, Inf. Sci..

[26]  Sergio Callegari,et al.  ADCs, Chaos and TRNGs: a Generalized View Exploiting Markov Chain Lumpability Properties , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[27]  Mehdi Baradaran Tahoori,et al.  Leveraging aging effect to improve SRAM-based true random number generators , 2017, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017.

[28]  Helena Handschuh,et al.  Efficient Implementation of True Random Number Generator Based on SRAM PUFs , 2012, Cryptography and Security.

[29]  Qingyun Ma,et al.  An ultra-low-power pseudo-random number generator based on biologically inspired chaotic silicon neuron circuit , 2012, IEICE Electron. Express.

[30]  Laurent Fesquet,et al.  A Very High Speed True Random Number Generator with Entropy Assessment , 2013, CHES.

[31]  Bruce Schneier,et al.  Cryptanalytic Attacks on Pseudorandom Number Generators , 1998, FSE.

[32]  Chik How Tan,et al.  Analysis and Enhancement of Random Number Generator in FPGA Based on Oscillator Rings , 2008, 2008 International Conference on Reconfigurable Computing and FPGAs.

[33]  Berry Schoenmakers,et al.  State Recovery Attacks on Pseudorandom Generators , 2005, WEWoRC.

[34]  Huaguo Liang,et al.  A Methodology for Characterization of SET Propagation in SRAM-Based FPGAs , 2016, IEEE Transactions on Nuclear Science.

[35]  Somitra Kumar Sanadhya,et al.  FPGA-Based True Random Number Generation Using Programmable Delays in Oscillator-Rings , 2020, IEEE Transactions on Circuits and Systems II: Express Briefs.

[36]  Huaguo Liang,et al.  A single event transient detector in SRAM-based FPGAs , 2017, IEICE Electron. Express.

[37]  David Evans,et al.  Reverse-Engineering a Cryptographic RFID Tag , 2008, USENIX Security Symposium.