A mixed-signal VLSI competitive neuroprocessor for video motion detection

VLSI design of a competitive neural network for video motion detection is presented. Massively parallel neurocomputing is performed by compact and efficient neuroprocessors. Local data transfer between the neuroprocessors is carried out by using an analog point-to-point interconnection scheme, while global data communication between the host computer and neuroprocessors is achieved through a digital common bus. Experimental results of the analog circuit blocks and system-level analysis on a sequence of real-world images are also presented.

[1]  E. Sackinger,et al.  An Analog Neural Network Processor With Programmable Network Topology , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  Bing J. Sheu,et al.  Hardware annealing in analog VLSI neurocomputing , 1990 .

[3]  Y. T. Zhou,et al.  Computation of optical flow using a neural network , 1988, IEEE 1988 International Conference on Neural Networks.

[4]  Yannis Tsividis,et al.  A reconfigurable VLSI neural network , 1992 .

[5]  G. Lewicki.  FORESIGHT: a fast turn-around and low cost ASIC prototyping alternative , 1990, Third Annual IEEE Proceedings on ASIC Seminar and Exhibit.

[6]  Ralph Etienne-Cummings,et al.  An analog neural computer with modular architecture for real-time dynamic computations , 1992 .

[7]  G. Temes,et al.  Analog MOS Integrated Circuits for Signal Processing , 1986 .

[8]  Phillip E Allen,et al.  CMOS Analog Circuit Design , 1987 .

[9]  Rama Chellappa,et al.  A network for motion perception , 1990, 1990 IJCNN International Joint Conference on Neural Networks.

[10]  Berthold K. P. Horn,et al.  Determining Optical Flow , 1981, Other Conferences.

[11]  K. Prazdny,et al.  On the information in optical flows , 1983, Comput. Vis. Graph. Image Process..

[12]  John Lazzaro,et al.  Winner-Take-All Networks of O(N) Complexity , 1988, NIPS.

[13]  Y. Tamura,et al.  A BiCMOS analog neural network with dynamically updated weights , 1992, 1990 37th IEEE International Conference on Solid-State Circuits.

[14]  C. Tomovich,et al.  MOSIS - A gateway to silicon , 1988, IEEE Circuits and Devices Magazine.

[15]  Mohammed Ismail,et al.  A nonlinear CMOS analog cell for VLSI signal and information processing , 1991 .

[16]  Andreas G. Andreou,et al.  Current-mode subthreshold MOS circuits for analog VLSI neural systems , 1991, IEEE Trans. Neural Networks.

[17]  S. Ullman,et al.  The interpretation of visual motion , 1977 .

[18]  Jin Luo,et al.  Computing motion using analog and binary resistive networks , 1988, Computer.

[19]  Bing J. Sheu,et al.  A compact and general-purpose neural chip with electrically programmable synapses , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.

[20]  Bing J. Sheu,et al.  An analog neural network processor for self-organizing mapping , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[21]  J. J. Paulos,et al.  Artificial neural networks using MOS analog multipliers , 1990 .