Dynamic Platform Management for Configurable Platform-Based System-on-Chips

General-purpose System-on-Chip platforms consistingof configurable components are emerging as an attractivealternative to traditional, customized solutions (e.g., ASICs,custom SoCs), owing to their flexibility, time-to-market advantage,and low engineering costs. However, the adoptionof such platforms in many high-volume markets (e.g, wirelesshandhelds) is limited by concerns about their performance andenergy-efficiency. This paper addresses the problemof enablingthe use of configurable platforms in domains where custom approacheshave traditionally been used. We introduce DynamicPlatform Management, a methodology for customizing a configurablegeneral-purpose platform at run-time, to help bridgethe performance and energy efficiency gap with custom approaches.The proposed technique uses a software layer that detectstime-varying processing requirements imposed by a set ofapplications, and dynamically optimizes architectural parametersand platform components. Dynamic platform managementenables superior application performance, more efficient utilizationof platform resources, and improved energy efficiency,as compared to a statically optimized platform, without requiringany modifications to the underlying hardware.We illustrate dynamic platform management by applying itto the design of a dual-access UMTS/WLANsecurity processingsystem, implemented on a general-purpose configurable platform.Experiments demonstrate that, compared to a staticallyoptimized design (on the same platform), the proposed techniquesenable upto 33% improvements in security processingthroughput, while achieving 59% savings in energy consumption(on average).

[1]  James W. Layland,et al.  Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment , 1989, JACM.

[2]  Sujit Dey,et al.  Communication architecture tuners: a methodology for the design of high-performance communication architectures for system-on-chips , 2000, Proceedings 37th Design Automation Conference.

[3]  Karthik Dantu,et al.  Frame-based dynamic voltage and frequency scaling for a MPEG decoder , 2002, ICCAD 2002.

[4]  Srivaths Ravi,et al.  System design methodologies for a wireless security processing platform , 2002, DAC '02.

[5]  Nj Piscataway,et al.  Wireless LAN medium access control (MAC) and physical layer (PHY) specifications , 1996 .

[6]  Seth Copen Goldstein,et al.  PipeRench: A Reconfigurable Architecture and Compiler , 2000, Computer.

[7]  Rajesh K. Gupta,et al.  Adapting cache line size to application behavior , 1999, ICS '99.

[8]  B. Ramakrishna Rau,et al.  PICO: Automatically Designing Custom Computers , 2002, Computer.

[9]  Luca Benini,et al.  Dynamic voltage scaling and power management for portable systems , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[10]  Frank Vahid,et al.  Platune: a tuning framework for system-on-a-chip platforms , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Trevor Pering,et al.  Dynamic Voltage Scaling and the Design of a Low-Power Microprocessor System , 1998 .

[12]  Peter Marwedel,et al.  Scratchpad memory: a design alternative for cache on-chip memory in embedded systems , 2002, Proceedings of the Tenth International Symposium on Hardware/Software Codesign. CODES 2002 (IEEE Cat. No.02TH8627).

[13]  Rajeev Balasubramonian,et al.  Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures , 2000, MICRO 33.

[14]  Erik Brockmeyer,et al.  Data and memory optimization techniques for embedded systems , 2001, TODE.

[15]  Anantha Chandrakasan,et al.  JouleTrack: a web based tool for software energy profiling , 2001, DAC '01.

[16]  Frank Vahid,et al.  A highly configurable cache architecture for embedded systems , 2003, 30th Annual International Symposium on Computer Architecture, 2003. Proceedings..

[17]  Voon Chin Phua,et al.  Wireless lan medium access control (mac) and physical layer (phy) specifications , 1999 .

[18]  David S. Johnson,et al.  Computers and Intractability: A Guide to the Theory of NP-Completeness , 1978 .