Fully integrated CMOS fractional-N frequency divider for wide-band mobile applications with spurs reduction

A spurs reduction fractional-N frequency divider with a frequency range which is 3.5 times larger than that of a conventional fractional-N divider is presented in this paper. A 1.2-GHz quadrature voltage-controlled oscillator (VCO) is designed as the input source of the frequency divider. The circuit was fabricated using the 0.25-/spl mu/m CMOS technology. The power consumption of the frequency divider and the quadrature VCO are 3 and 6 mW, respectively, at a 2-V supply.

[1]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation , 1997 .

[2]  Asad A. Abidi,et al.  A single-chip 900-MHz spread-spectrum wireless transceiver in 1-/spl mu/m CMOS. I. Architecture and transmitter design , 1998 .

[3]  Ting-Ping Liu A 6.5 GHz monolithic CMOS voltage-controlled oscillator , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[4]  H. Samueli,et al.  A single-chip 900-MHz spread-spectrum wireless transceiver in 1-μm CMOS. I. Architecture and transmitter design , 1998, IEEE J. Solid State Circuits.

[5]  Deog-Kyoon Jeong,et al.  A fully-integrated CMOS frequency synthesizer with charge-averaging charge pump and dual-path loop filter for PCS- and cellular-CDMA wireless systems , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).

[6]  Shigeki Obote,et al.  Novel fractional-N PLL frequency synthesizer with reduced phase error , 1996, Proceedings of APCCAS'96 - Asia Pacific Conference on Circuits and Systems.

[7]  Jan Craninckx,et al.  A 1.75-GHz/3-V dual-modulus divide-by-128/129 prescaler in 0.7-/spl mu/m CMOS , 1996 .

[8]  Chung-Yu Wu,et al.  A compact CMOS 2 V low-power direct-conversion quadrature modulator merged with quadrature voltage-controlled oscillator and RF amplifier for 1.9 GHz RF transmitter applications , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[9]  Jacques C. Rudell,et al.  A 1.9-GHz wide-band IF double conversion CMOS receiver for cordless telephone applications , 1997, IEEE J. Solid State Circuits.

[10]  Beomsup Kim,et al.  A 1.8-GHz self-calibrated phase-locked loop with precise I/Q matching , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).

[11]  B. Razavi,et al.  A 5.2-GHz CMOS receiver with 62-dB image rejection , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).

[12]  Ook Kim,et al.  A 1.8-GHz self-calibrated phase-locked loop with precise I/Q matching , 2001, IEEE J. Solid State Circuits.

[13]  M. Steyaert,et al.  A 1.57 GHz fully integrated very low phase noise quadrature VCO , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).

[14]  Michiel Steyaert,et al.  A 1.75-GHz/3-V Dual-Modulus Divide-by-128/129 Prescaler in 0.7-μM CMOS , 1996, ESSCIRC '95: Twenty-first European Solid-State Circuits Conference.

[15]  Kiat Seng Yeo,et al.  Parasitic-compensated quadrature LC oscillator , 2004 .

[16]  M. Steyaert,et al.  A 2-V CMOS cellular transceiver front-end , 2000, IEEE Journal of Solid-State Circuits.