SET Pulse-Width Measurement Suppressing Pulse-Width Modulation and Within-Die Process Variation Effects

This paper presents a measurement circuit structure for capturing SET pulse-width suppressing pulse-width modulation and within-die process variation effects. For mitigating pulse-width modulation while maintaining area efficiency, the proposed circuit uses massively parallelized short inverter chains as a target circuit. Moreover, for each inverter chain on each die, pulse-width calibration is performed. In measurements, narrow SET pulses ranging 5 ps to 215 ps were obtained. We confirm that an overestimation of pulse-width may happen when ignoring die-to-die and within-die variation of the measurement circuit. Our evaluation results thus point out that calibration for within-die variation in addition to die-to-die variation of the measurement circuit is indispensable. key words: soft error, single event transient (SET), pulse-width, pulsewidth modulation, measurement circuit, within-die process variation

[1]  J. Melinger,et al.  Investigation of the Propagation Induced Pulse Broadening (PIPB) Effect on Single Event Transients in SOI and Bulk Inverter Chains , 2008, IEEE Transactions on Nuclear Science.

[2]  Masanori Hashimoto,et al.  Measurement Circuits for Acquiring SET Pulse Width Distribution with Sub-FO1-Inverter-Delay Resolution , 2010, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[3]  T. Onoye,et al.  SET pulse-width measurement eliminating pulse-width modulation and within-die process variation effects , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).

[4]  Ming Zhang,et al.  Combinational Logic Soft Error Correction , 2006, 2006 IEEE International Test Conference.

[5]  Kazutoshi Kobayashi,et al.  Measurement of neutron-induced SET pulse width using propagation-induced pulse shrinking , 2011, 2011 International Reliability Physics Symposium.

[6]  Hidetoshi Onodera,et al.  Variation-tolerant design of D-flipflops , 2010, 23rd IEEE International SOC Conference.

[7]  B. Narasimham,et al.  Neutron and alpha particle-induced transients in 90 nm technology , 2008, 2008 IEEE International Reliability Physics Symposium.

[8]  J. S. Kauppila,et al.  On-Chip Measurement of Single-Event Transients in a 45 nm Silicon-on-Insulator Technology , 2012, IEEE Transactions on Nuclear Science.

[9]  Lorenzo Alvisi,et al.  Modeling the effect of technology trends on the soft error rate of combinational logic , 2002, Proceedings International Conference on Dependable Systems and Networks.

[10]  M. Igeta,et al.  Comprehensive study of soft errors in advanced CMOS circuits with 90/130 nm technology , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[11]  N. Seifert,et al.  Comparison of alpha-particle and neutron-induced combinational and sequential logic error rates at the 32nm technology node , 2009, 2009 IEEE International Reliability Physics Symposium.

[12]  Shigetaka Kumashiro,et al.  Measurement of neutron-induced single event transient pulse width narrower than 100ps , 2010, 2010 IEEE International Reliability Physics Symposium.