Advanced reliability modeling of Cu/low-k interconnection in FCBGA package

Thermo-mechanical simulation is carried out on the Cu/low-k FCBGA (flip-chip ball grid array) package for high performance server applications. Global-local modeling methodology is performed. Layered structures for both buildup substrate and Cu/low-k layers are established. The buildup substrate is divided into inner and outer areas based on the Cu distribution, and equivalent properties for each area are obtained. A homogenization method which enables to take exact Cu/low-K layout into account is developed to obtain the equivalent properties of interconnects. Furthermore, faithful simulation of the consecutive material deposit steps has been performed in order to reproduce the whole fabrication process. Stress state induced by both front-end and packaging processes has been studied based on the established methodology. Thus, potential sites for delamination are identified. For critical sites, fracture mechanics approach is applied, and energy release rate is computed in order to determine the reliability of copper/low-k interconnects. Delamination hazard is investigated in several areas of interconnects, and discussions are carried out concerning crack propagation phenomena

[1]  Qiang Yu,et al.  Evaluation of interface strength between thin films fabricated on a silicon substrate for mixed mode of fracture , 2004, The Ninth Intersociety Conference on Thermal and Thermomechanical Phenomena In Electronic Systems (IEEE Cat. No.04CH37543).

[2]  V. Fiori,et al.  A multi scale finite element methodology to evaluate wire bond pad architectures , 2005, EuroSimE 2005. Proceedings of the 6th International Conference on Thermal, Mechanial and Multi-Physics Simulation and Experiments in Micro-Electronics and Micro-Systems, 2005..

[3]  L. L. Mercado,et al.  Impact of flip-chip packaging on copper/low-k structures , 2003 .

[4]  V. Fiori,et al.  Multi-level numerical analysis on the reliability of Cu/low-k interconnection in FCBGA package , 2005, 2005 7th Electronic Packaging Technology Conference.

[5]  M. Kanninen,et al.  A finite element calculation of stress intensity factors by a modified crack closure integral , 1977 .

[6]  Ronald Krueger,et al.  The Virtual Crack Closure Technique : History , Approach and Applications , 2002 .

[7]  O. van der Sluis,et al.  Novel Damage Model for Delamination in Cu/low-k IC Backend Structures , 2005, Proceedings Electronic Components and Technology, 2005. ECTC '05..

[8]  P.S. Ho,et al.  Interfacial adhesion study for copper/SiLK interconnects in flip-chip packages , 2001, 2001 Proceedings. 51st Electronic Components and Technology Conference (Cat. No.01CH37220).

[9]  Trent S. Uehling,et al.  Simulation and Reliability Study of Cu/Low‐k Devices in Flip‐chip Packages , 2004 .

[10]  V. Fiori,et al.  Thermo‐Mechanical Modeling of Process Induced Stress: Layout Effect on Stress Voiding Phenomena , 2006 .

[11]  W.D. van Driel,et al.  Driving Mechanisms of Delamination Related Reliability Problems in Exposed Pad Packages , 2008, IEEE Transactions on Components and Packaging Technologies.