A Family of New Efficient Arrays for Matrix Multiplication

The authors present a regular iterative algorithm for matrix multiplication and show that several well-known matrix multiplication arrays are directly obtained from it, differing only in the choice of iteration vector. They then present a regular iterative algorithm for matrix multiplication using the S. Winograd method (1968) and show in detail how to derive one array from this algorithmic description. Other arrays in the same family can similarly be obtained for different choices of the iteration space. The new arrays compute the product of two matrices faster than available conventional arrays and use a smaller number of processor cells. >

[1]  T. Kailath,et al.  Array architectures for iterative algorithms , 1987, Proceedings of the IEEE.

[2]  V. Pan.  METHODS OF COMPUTING VALUES OF POLYNOMIALS , 1966 .

[3]  Thomas Kailath,et al.  On hardware description from block diagrams , 1984, ICASSP.

[4]  V. Strassen.  Gaussian elimination is not optimal , 1969 .

[5]  Peter R. Cappello,et al.  Selecting Systolic Designs Using Linear Transformations Of Space-Time , 1984, Optics & Photonics.

[6]  I. V. Ramakrishnan,et al.  Modular Matrix Multiplication on a Linear Array , 1984, IEEE Trans. Computers.

[7]  I. V. Ramakrishnan,et al.  Synthesis of an Optimal Family of Matrix Multiplication Algorithms on Linear Arrays , 1986, IEEE Transactions on Computers.

[8]  H. V. Jagadish.  Techniques for the design of parallel and pipelined vlsi systems for numerical computation with special reference to signal processing applications (systolic array, scheduling) , 1986 .

[9]  Thomas Kailath,et al.  A Study of Pipelining in Computing Arrays , 1986, IEEE Transactions on Computers.

[10]  Benjamin W. Wah,et al.  The Design of Optimal Systolic Arrays , 1985, IEEE Transactions on Computers.

[11]  D.I. Moldovan,et al.  On the design of algorithms for VLSI systolic arrays , 1983, Proceedings of the IEEE.

[12]  Sun-Yuan Kung.  VLSI Array Processor for Signal Processing. , 1982 .

[13]  P. Quinton.  Automatic synthesis of systolic arrays from uniform recurrent equations , 1984, ISCA 1984.

[14]  Victor Y. Pan,et al.  How to Multiply Matrices Faster , 1984, Lecture Notes in Computer Science.

[15]  H. T. Kung.  Why systolic architectures? , 1982, Computer.

[16]  Richard Harter.  The optimality of Winograd's formula , 1972, CACM.

[17]  Shmuel Winograd,et al.  A New Algorithm for Inner Product , 1968, IEEE Transactions on Computers.

[18]  Al Davis,et al.  A Wavefront Notation Tool for VLSI Array Design , 1981 .