An architecture of a high-speed digital hologram generator based on FPGA

In this paper, a hardware architecture to generate a computer-generated hologram (CGH) in a real-time is proposed and implemented in FPGAs. The algorithm that generates digital hologram is reinterpreted and rearranged for higher operation speed. In order to optimize the hardware architecture and performance, the precision is analyzed using fixed-point simulation. The bit-width inside the hardware is obtained by numerical and visual precision analysis. The structure of the basic calculational unit (CGH Cell), an arrangement of these cells (CGH Kernel) to calculate a row of a hologram, and a processor (CGH Processor) with the kernels to perform the modified CGH algorithm are proposed. The proposed processor was implemented with Xilinx XC2VP70 FPGAs. A 1408x1050 sized hologram for a 3D object consisting of 10,000 light sources can be generated in 0.0093[s] at the operating frequency of 285MHz. Our architecture showed 37.32% and 87.32% higher speed than the best previous work when 1408 cells and 5632 cells are used, respectively.

[1]  Tomoyoshi Ito,et al.  Electroholographic display unit for three-dimensional display by use of special-purpose computational chip for holography and reflective LCD panel. , 2005, Optics express.

[2]  Takashi Tanaka,et al.  Computer generated holography using a graphics processing unit. , 2006, Optics express.

[3]  Tomoyoshi Ito,et al.  An efficient computational method suitable for hardware of computer-generated hologram with phase computation by addition , 2001 .

[4]  Tomoyoshi Ito,et al.  Special-purpose computer HORN-5 for a real-time electroholography. , 2005, Optics express.

[5]  P. Hariharan,et al.  Basics of Holography , 1991 .

[6]  Chung J. Kuo,et al.  Three-dimensional Holographic Imaging , 2002 .

[7]  Wei Li,et al.  A domain-specific cell based ASIC design methodology for digital signal processing applications , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[8]  Ben Cohen.  VHDL Coding Styles and Methodologies , 1995 .

[9]  J. Goodman.  Introduction to Fourier optics , 1969 .

[10]  P L Ransom,et al.  Analysis of a computer-generated binary-phase hologram. , 1974, Applied optics.

[11]  T. Motoki,et al.  Present status of three-dimensional television research , 1995, Proc. IEEE.

[12]  Behrooz Parhami,et al.  Computer arithmetic - algorithms and hardware designs , 1999 .

[13]  Mark E. Lucente,et al.  Interactive computation of holograms using a look-up table , 1993, J. Electronic Imaging.

[14]  A. Lohmann,et al.  Complex spatial filtering with binary masks. , 1966, Applied optics.

[15]  Marcus Magnor,et al.  Computer generated holography using parallel commodity graphics hardware. , 2006, Optics express.

[16]  W. H. Lee,et al.  Binary synthetic holograms. , 1974, Applied optics.