On synthesizing robust discrete controllers under modeling uncertainty

We investigate the robustness of reactive control protocols synthesized to guarantee system's correctness with respect to given temporal logic specifications. We consider uncertainties in open finite transition systems due to unmodeled transitions. The resulting robust synthesis problem is formulated as a temporal logic game. In particular, if the specification is in the so-called generalized reactivity [1] fragment of linear temporal logic, so is the augmented specification in the resulting robust synthesis problem. Hence, the robust synthesis problem belongs to the same complexity class with the nominal synthesis problem, and is amenable to polynomial time solvers. Additionally, we discuss reasoning about the effects of different levels of uncertainties on robust synthesizability and demonstrate the results on a simple robot motion planning scenario.

[1]  Calin Belta,et al.  A Fully Automated Framework for Control of Linear Systems from Temporal Logic Specifications , 2008, IEEE Transactions on Automatic Control.

[2]  Amir Pnueli,et al.  Jtlv: A Framework for Developing Verification Algorithms , 2010, CAV.

[3]  Paulo Tabuada,et al.  Robust discrete synthesis against unspecified disturbances , 2011, HSCC '11.

[4]  Thomas A Henzinger,et al.  Two challenges in embedded systems design: predictability and robustness , 2008, Philosophical Transactions of the Royal Society A: Mathematical, Physical and Engineering Sciences.

[5]  Munther A. Dahleh,et al.  A Framework for Robust Stability of Systems Over Finite Alphabets , 2008, IEEE Transactions on Automatic Control.

[6]  Antonio Bicchi,et al.  Symbolic Planning and Control of Robot Motion: State of the Art and Grand Challenges , 2007 .

[7]  Zohar Manna,et al.  The Temporal Logic of Reactive and Concurrent Systems , 1991, Springer New York.

[8]  Ufuk Topcu,et al.  TuLiP: a software toolbox for receding horizon temporal logic planning , 2011, HSCC '11.

[9]  Thomas A. Henzinger,et al.  Synthesizing robust systems , 2009, FMCAD.

[10]  Roderick Bloem,et al.  Anzu: A Tool for Property Synthesis , 2007, CAV.

[11]  Fred Kröger,et al.  Temporal Logic of Programs , 1987, EATCS Monographs on Theoretical Computer Science.

[12]  Rajeev Alur,et al.  Deterministic generators and games for LTL fragments , 2001, Proceedings 16th Annual IEEE Symposium on Logic in Computer Science.

[13]  Thomas Wilke,et al.  Automata logics, and infinite games: a guide to current research , 2002 .

[14]  Ufuk Topcu,et al.  Formal Synthesis of Embedded Control Software: Application to Vehicle Management Systems , 2011 .

[15]  Éric Rutten,et al.  Automating the addition of fault tolerance with discrete controller synthesis , 2009, Formal Methods Syst. Des..

[16]  Stephan Merz,et al.  Model Checking , 2000 .

[17]  Rüdiger Ehlers,et al.  Experimental Aspects of Synthesis , 2011, iWIGP.

[18]  Amir Pnueli,et al.  On the Synthesis of an Asynchronous Reactive Module , 1989, ICALP.

[19]  Amir Pnueli,et al.  Synthesis of Reactive(1) designs , 2006, J. Comput. Syst. Sci..

[20]  Daniel I. A. Cohen,et al.  Introduction to computer theory , 1986 .

[21]  Ufuk Topcu,et al.  Receding horizon control for temporal logic specifications , 2010, HSCC '10.

[22]  Jean-Eric Pin,et al.  Infinite words - automata, semigroups, logic and games , 2004, Pure and applied mathematics series.

[23]  U. Topcu,et al.  Correct , Reactive Robot Control from Abstraction and Temporal Logic Specifications , 2011 .

[24]  Ufuk Topcu,et al.  Correct, Reactive, High-Level Robot Control , 2011, IEEE Robotics & Automation Magazine.