CNTFET design of a multiple-port ternary register file

Abstract Ternary number system offers higher information processing within the same number of digits when compared to binary systems. Such advantage motivated the development of ternary processing units especially with CNTFET which offers better power and delay results compared to CMOS-based realization. In this paper, we propose a variety of circuit realizations for the ternary memory elements that are needed in any processor including ternary D-latch, and ternary D-flip-flop. These basic building blocks are then used to design a ternary register file with multiple read and write ports. This paper is an attempt to investigate the performance aspects of using ternary RF to open the gate of more contributions and research in the direction of full ternary computer architecture. The proposed designs have been compared in terms of power, area, and latency at different supply voltages and operating temperatures.

[1]  Debaprasad Das,et al.  Design of ternary logic circuits using CNTFET , 2018, 2018 International Symposium on Devices, Circuits and Systems (ISDCS).

[2]  Mohammed E. Fouda,et al.  On the Mathematical Modeling of Memristor, Memcapacitor, and Meminductor , 2015 .

[3]  V. T. Ingole,et al.  Design And Implementation Of 2 Bit Ternary ALU Slice , 2005 .

[4]  Stanley L. Hurst,et al.  Multiple-Valued Logic—its Status and its Future , 1984, IEEE Transactions on Computers.

[5]  Ahmad M. El-Hajj,et al.  CNFET-based designs of Ternary Half-Adder using a novel "decoder-less" ternary multiplexer based on unary operators , 2020, Microelectron. J..

[6]  H. Wong,et al.  A Compact Virtual-Source Model for Carbon Nanotube FETs in the Sub-10-nm Regime—Part I: Intrinsic Elements , 2015, IEEE Transactions on Electron Devices.

[7]  Michael G. Banks.  An extension of the Hirsch index: Indexing scientific topics and compounds , 2006, Scientometrics.

[8]  Saibal Mukhopadhyay,et al.  Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.

[9]  Andreas Antoniou,et al.  Low power dissipation MOS ternary logic family , 1984 .

[10]  Mohammed E. Fouda,et al.  Ternary Functions Design Using Memristive Threshold Logic , 2019, IEEE Access.

[11]  Victor V. Zyuban,et al.  The energy complexity of register files , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).

[12]  Yong-Bin Kim,et al.  CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits , 2011, IEEE Transactions on Nanotechnology.

[13]  Aaron Stillmaker,et al.  Scaling equations for the accurate prediction of CMOS device performance from 180 nm to 7 nm , 2017, Integr..

[14]  Mohammad Hossein Moaiyeri,et al.  An efficient ternary serial adder based on carbon nanotube FETs , 2016 .

[15]  Farid Uddin Ahmed,et al.  Design of Ternary Master-Slave D-Flip Flop using MOS-GNRFET , 2020, 2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS).

[16]  Mamta Khosla,et al.  Comparative Study and Analysis of CNTFET and Tunnel CNTFET , 2018 .

[17]  Mohammed E. Fouda,et al.  Memristor-CNTFET based Ternary Full Adders , 2020, 2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS).

[18]  Ali Jalali,et al.  Analysis of Crosstalk Effects for Multiwalled Carbon Nanotube Bundle Interconnects in Ternary Logic and Comparison With Cu Interconnects , 2017, IEEE Transactions on Nanotechnology.

[19]  Mehdi Baradaran Tahoori,et al.  ExtraTime: Modeling and analysis of wearout due to transistor aging at microarchitecture-level , 2012, IEEE/IFIP International Conference on Dependable Systems and Networks (DSN 2012).

[20]  Reza Faghih Mirzaee,et al.  Design of a Ternary Edge-Sensitive D FFF for Multiple-Valued Sequential Logic , 2017, J. Low Power Electron..