Design and implementation of a sub-threshold wireless BFSK transmitter

[1]  C. H. Lim,et al.  Design of VLSI CMOS circuits under thermal constraint , 2002 .

[2]  A.A. Abidi,et al.  Power-conscious design of wireless circuits and systems , 2000, Proceedings of the IEEE.

[3]  Robert K. Brayton,et al.  Cross-talk immune VLSI design using a network of PLAs embedded in a regular layout fabric , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[4]  Kaushik Roy,et al.  Ultra-low power digital subthreshold logic circuits , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[5]  Jinwoo Park,et al.  An implementation of wireless sensor network , 2004, IEEE Trans. Consumer Electron..

[6]  Sunil P. Khatri,et al.  A PLA based asynchronous micropipelining approach for subthreshold circuit design , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[7]  Fuqin Xiong.  Digital Modulation Techniques , 2000 .

[8]  Kouichi Kanda,et al.  Design impact of positive temperature dependence of drain current in sub 1 V CMOS VLSIs , 1999 .

[9]  Sunil P. Khatri,et al.  A variation-tolerant sub-threshold design approach , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[10]  Robert K. Brayton,et al.  A novel VLSI layout fabric for deep sub-micron applications , 1999, DAC '99.

[11]  Vivek De,et al.  Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[12]  Robert K. Brayton,et al.  Cross-talk noise immune VLSI design using regular layout fabrics , 2001 .

[13]  John G. Proakis,et al.  Digital Communications , 1983 .

[14]  Fuqin Xiong.  Digital Modulation Techniques, Second Edition (Artech House Telecommunications Library) , 2006 .

[15]  Sunil P. Khatri,et al.  A metal and via maskset programmable VLSI design methodology using PLAs , 2004, ICCAD 2004.

[16]  Kaushik Roy,et al.  Robust subthreshold logic for ultra-low power operation , 2001, IEEE Trans. Very Large Scale Integr. Syst..