Board level drop test modeling for system-in-packages
暂无分享,去创建一个
[1] Guoqi Zhang,et al. Correlating drop impact simulations with drop impact testing using high-speed camera measurements , 2008 .
[2] Yu Gu,et al. Drop test simulation and DOE analysis for design optimization of microelectronics packages , 2006, 56th Electronic Components and Technology Conference 2006.
[3] Wei Ren,et al. Transition to Pb-free manufacturing using land grid array packaging technology , 2002, 52nd Electronic Components and Technology Conference 2002. (Cat. No.02CH37345).
[4] Seung Mo Kim,et al. A Methodology for Drop Performance Modeling and Application for Design Optimization of Chip-Scale Packages , 2005, IEEE Transactions on Electronics Packaging Manufacturing.
[5] Hun Shen Ng,et al. Drop impact life prediction model for lead-free BGA packages and modules , 2005, EuroSimE 2005. Proceedings of the 6th International Conference on Thermal, Mechanial and Multi-Physics Simulation and Experiments in Micro-Electronics and Micro-Systems, 2005..