Testability and test generation for majority voting fault-tolerant circuits

The testability of majority voting based fault-tolerant circuits is investigated and sufficient conditions for constructing circuits that are testable for all single and multiple stuck-at faults are established. The testability conditions apply to both combinational and sequential logic circuits and result in testable majority voting based fault-tolerant circuits without additional testability circuitry. Alternatively, the testability conditions facilitate the application of structured design for testability and Built-In Self-Test techniques to fault-tolerant circuits in a systematic manner. The complexity of the fault-tolerant circuit, when compared to the original circuit can significantly increase test pattern generation time when using traditional automatic test pattern generation software. Therefore, two test pattern generation algorithms are developed for detecting all single and multiple stuck-at faults in majority voting based circuits designed to satisfy the testability conditions. The algorithms are based on hierarchical test pattern generation using test patterns for the original, non-fault-tolerant circuit and structural knowledge of the majority voting based design. Efficiency is demonstrated in terms of test pattern generation time and cardinality of the resulting set of test patterns when compared to traditional automatic test pattern generation software.

[1]  Ralph Alfred Wilson,et al.  A VLSI 128-channel data link control , 1987, 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  Parag K. Lala,et al.  Fault tolerant and fault testable hardware design , 1985 .

[3]  R. E. Battle,et al.  Reactor protection system design using application specific integrated circuits , 1992 .

[4]  Jacob A. Abraham,et al.  An Algorithm for the Accurate Reliability Evaluation of Triple Modular Redundancy Networks , 1974, IEEE Transactions on Computers.

[5]  Anthony S. Wojcik,et al.  A General, Constructive Approach to Fault-Tolerant Design Using Redundancy , 1989, IEEE Trans. Computers.

[6]  Thomas W. Williams,et al.  A logic design structure for LSI testability , 1977, DAC '77.

[7]  Ramaswami Dandapani,et al.  Derivation of Minimal Test Sets for Monotonic Logic Circuits , 1973, IEEE Transactions on Computers.

[8]  J. von Neumann,et al.  Probabilistic Logic and the Synthesis of Reliable Organisms from Unreliable Components , 1956 .

[9]  Vishwani D. Agrawal,et al.  A Complete Solution to The Partial Scan Problem , 1987 .

[10]  Charles Eugene Stroud.  Majority voting fault and defect tolerance in vary large scale and wafer scale integrated circuits , 1991 .

[11]  Charles E. Stroud,et al.  Design for testability and test generation for static redundancy system level fault-tolerant circuits , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[12]  Shianling Wu,et al.  A Sequential Circuit Test Generation System , 1985, ITC.

[13]  Kurt Keutzer,et al.  Design of integrated circuits fully testable for delay-faults and multifaults , 1990, Proceedings. International Test Conference 1990.

[14]  Daniel P. Siewiorek.  Reliability Modeling of Compensating Module Failures in Majority Voted Redundancy , 1975, IEEE Transactions on Computers.