Digital self-calibration technique based on 14-bit SAR ADC

An error correction technique to achieve a 14-bit successive approximation register analog-to-digital converter (SAR ADC) is proposed. A tunable split capacitor is designed to eliminate the mismatches caused by parasitic capacitors. The linearity error of capacitor array caused by process mismatch is calibrated by a novel calibration capacitor array that can improve the sampling rate. The dual-comparator topology ensures both the speed and precision of the ADC. The simulation results show that the SAR ADC after calibration achieves 83.07 dB SNDR and 13.5 bit ENOB at 500 kilosamples/s.

[1]  Sang-Hyun Cho,et al.  A 550-$\mu\hbox{W}$ 10-b 40-MS/s SAR ADC With Multistep Addition-Only Digital Error Correction , 2011, IEEE Journal of Solid-State Circuits.

[2]  L. MacEachern,et al.  A nanowatt successive approximation ADC with a calibrated capacitor array for biomedical applications , 2007, 2007 50th Midwest Symposium on Circuits and Systems.

[3]  Sun Lei,et al.  Analysis on Capacitor Mismatch and Parasitic Capacitors Effect of Improved Segmented-Capacitor Array in SAR ADC , 2009, 2009 Third International Symposium on Intelligent Information Technology Application.

[4]  D. Hodges,et al.  Self-calibration technique for A/D converters , 1983 .

[5]  Sai-Weng Sin,et al.  Parasitic calibration by two-step ratio approaching technique for split capacitor array SAR ADCs , 2009, 2009 International SoC Design Conference (ISOCC).

[6]  Wenbo Liu,et al.  A 12-bit, 45-MS/s, 3-mW Redundant Successive-Approximation-Register Analog-to-Digital Converter With Digital Calibration , 2011, IEEE Journal of Solid-State Circuits.

[7]  Liyuan Liu,et al.  A calibration technique for mismatch of capacitor arrays in A/D and D/A converters , 2011, 2011 Asia Pacific Conference on Postgraduate Research in Microelectronics & Electronics.

[8]  Lee Chang-chuan.  Analysis of Capacitor Mismatch Effect in SAR A/D Converter , 2007 .

[9]  Jae-Yoon Sim,et al.  Digital-domain calibration of split-capacitor DAC with no extra calibration DAC for a differential-type SAR ADC , 2011, IEEE Asian Solid-State Circuits Conference 2011.

[10]  He Yong,et al.  A 14-bit successive-approximation AD converter with digital calibration algorithm , 2009, 2009 IEEE 8th International Conference on ASIC.

[11]  Sanroku Tsukamoto,et al.  A 10-b 50-MS/s 820- $\mu $W SAR ADC With On-Chip Digital Calibration , 2010, IEEE Transactions on Biomedical Circuits and Systems.

[12]  Gao Jing.  A Low Power Successive Approximation Register Analog-to-Digital Converter Based on Switch Logic Architecture , 2010 .

[13]  Zhang Jing,et al.  A 16-bit, 250ksps successive approximation register ADC based on the charge-redistribution technique , 2011, 2011 IEEE International Conference of Electron Devices and Solid-State Circuits.

[14]  Rui Paulo Martins,et al.  Linearity analysis on a series-split capacitor array for high-speed SAR ADCs , 2008, 2008 51st Midwest Symposium on Circuits and Systems.

[15]  Sanroku Tsukamoto,et al.  Split capacitor DAC mismatch calibration in successive approximation ADC , 2009, 2009 IEEE Custom Integrated Circuits Conference.