论文信息 - Charge-based continuous model for long-channel Symmetric Double-Gate Junctionless Transistors

Charge-based continuous model for long-channel Symmetric Double-Gate Junctionless Transistors

Abstract A new charge-based continuous model for long-channel Symmetric Double-Gate Junctionless Transistors (SDGJLTM) is proposed and validated with simulations for doping concentrations of 5 × 1018 and 1 × 1019 cm−3, as well as for layer thicknesses of 10, 15 and 20 nm. The model is physically-based, considering both the depletion and accumulation operating conditions. Most model parameters are related to physical magnitudes, and the extraction procedure for each of them is well established. The model provides an accurate description of the transistor behavior in all operating conditions. Among important advantages with respect to previous models are the inclusion of the effect of the series resistance and the fulfilment of the requirement of being symmetrical with respect to Vd = 0 V.

[1] Francois Lime,et al. A simple compact model for long-channel junctionless Double Gate MOSFETs , 2013 .

[2] A. Gnudi,et al. Theory of the Junctionless Nanowire FET , 2011, IEEE Transactions on Electron Devices.

[3] M. de Souza,et al. Surface-Potential-Based Drain Current Analytical Model for Triple-Gate Junctionless Nanowire Transistors , 2012, IEEE Transactions on Electron Devices.

[4] B. Iñíguez,et al. Compact model for short channel symmetric doped double-gate MOSFETs , 2008 .

[5] J. Sallese,et al. Charge-Based Modeling of Junctionless Double-Gate Field-Effect Transistors , 2011, IEEE Transactions on Electron Devices.

[6] Marcelo Antonio Pavanello,et al. Threshold voltage in junctionless nanowire transistors , 2011 .

[7] Antonio Cerdeira,et al. Modeling of potentials and threshold voltage for symmetric doped double-gate MOSFETs , 2008 .

[8] B. McCarthy,et al. SOI gated resistor: CMOS without junctions , 2009, 2009 IEEE International SOI Conference.

[9] Sung-Jin Choi,et al. Simple Analytical Bulk Current Model for Long-Channel Double-Gate Junctionless Transistors , 2011, IEEE Electron Device Letters.