An 8.5-ps Two-Stage Vernier Delay-Line Loop Shrinking Time-to-Digital Converter in 130-nm Flash FPGA

A new time-to-digital converter (TDC) with high resolution and high precision is designed and tested in this paper. The converter is realized by combining coarse clock counter with a two-stage delay-line loop shrinking interpolator (DLLSI) based on Vernier configuration, and its prototype has been implemented in a low-cost flash field-programmable gate array device SmartFusion A2F200M3F (Actel). Delay-line loops are used to achieve differential Vernier delay unit and directly shrink the time interval. In order to improve the resolution, decrease measurement time, and diminish the jitter of the cyclic pulse, a two-stage DLLSI method is proposed. The first-stage interpolator rapidly shrinks the measured time interval with low resolution, and the second-stage interpolator determines the final fine resolution. The resolutions are dependent on the entire delay time differences between two delay-line loops of each interpolator. The optimal resolutions are theoretically calculated, and statistic code density test is used to estimate the resolution of the implemented TDC. The implemented two-stage DLLSI has achieved 8.5-ps resolution with 42.4-ps standard deviation and 10-ns dynamic range. The maximum integral and differential nonlinearity errors are less than 7.8 and 3.1 ps.

[1]  Woo-Young Choi,et al.  A Time-to-Digital Converter Based on a Multiphase Reference Clock and a Binary Counter With a Novel Sampling Error Corrector , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  M. Jamal Deen,et al.  Recent Developments and Design Challenges of High-Performance Ring Oscillator CMOS Time-to-Digital Converters , 2016, IEEE Transactions on Electron Devices.

[3]  L. Iafolla,et al.  The characterization and application of a low resource FPGA-based time to digital converter☆ , 2012, 1206.0679.

[4]  Shubin Liu,et al.  The Design of a 16-Channel 15 ps TDC Implemented in a 65 nm FPGA , 2013, IEEE Transactions on Nuclear Science.

[5]  Jie Zhang,et al.  A new delay line loops shrinking time-to-digital converter in low-cost FPGA , 2015 .

[6]  Bojan Turko,et al.  A Modular 125 PS Resolution Time Interval Digitizer for 10 MHz Stop Burst Rates and 33 MS Range , 1979, IEEE Transactions on Nuclear Science.

[7]  Ryszard Szplet,et al.  A 2.9 ps equivalent resolution interpolating time counter based on multiple independent coding lines , 2013 .

[8]  Ryszard Szplet,et al.  Interpolating time counter with 100 ps resolution on a single FPGA device , 2000, IEEE Trans. Instrum. Meas..

[9]  Jean-Pierre David,et al.  A High-Resolution Time-to-Digital Converter on FPGA Using Dynamic Reconfiguration , 2011, IEEE Transactions on Instrumentation and Measurement.

[10]  C. Hervé,et al.  High resolution time-to-digital converter (TDC) implemented in field programmable gate array (FPGA) with compensated process voltage and temperature (PVT) variations , 2012 .

[11]  R. Nutt.  Digital Time Intervalometer , 1968 .

[12]  Jinyuan Wu,et al.  Several Key Issues on Implementing Delay Line Based TDCs Using FPGAs , 2009, IEEE Transactions on Nuclear Science.

[13]  Wei Li,et al.  A PVT Tolerant 10 to 500 MHz All-Digital Phase-Locked Loop With Coupled TDC and DCO , 2010, IEEE Journal of Solid-State Circuits.

[14]  Keunoh Park,et al.  Time-to-digital converter of very high pulse stretching ratio for digital storage oscilloscopes , 1999 .

[15]  R. Pełka,et al.  Single-chip interpolating time counter with 200-ps resolution and 43-s range , 1996 .

[16]  张海峰,et al.  Applications of Riga Event Timer at Shanghai SLR Station , 2008 .

[17]  Hao Peng,et al.  A Low-Power Gateable Vernier Ring Oscillator Time-to-Digital Converter for Biomedical Imaging Applications , 2016, IEEE Transactions on Biomedical Circuits and Systems.

[18]  Grzegorz Korcyl,et al.  264 Channel TDC Platform applying 65 channel high precision (7.2 psRMS) FPGA based TDCs , 2013, 2013 IEEE Nordic-Mediterranean Workshop on Time-to-Digital Converters (NoMe TDC).

[19]  V. Izzo,et al.  FPGA implementation of a high-resolution time-to-digital converter , 2007, 2007 IEEE Nuclear Science Symposium Conference Record.

[20]  Z. Jachna,et al.  High precision time and frequency counter for mobile applications , 2010 .

[21]  Shubin Liu,et al.  The 10-ps Multitime Measurements Averaging TDC Implemented in an FPGA , 2011, IEEE Transactions on Nuclear Science.

[22]  L. Iafolla,et al.  FPGA-based time to digital converter and data acquisition system for high energy tagger of KLOE-2 experiment , 2013 .

[23]  R. Weigel,et al.  A 6ps resolution pulse shrinking Time-to-Digital Converter as phase detector in multi-mode transceiver , 2008, 2008 IEEE Radio and Wireless Symposium.

[24]  Jian Song,et al.  A high-resolution time-to-digital converter implemented in field-programmable-gate-arrays , 2006, IEEE Transactions on Nuclear Science.

[25]  D. Gibert,et al.  Implementation of sub-nanosecond time-to-digital convertor in field-programmable gate array: applications to time-of-flight analysis in muon radiography , 2014 .

[26]  John A. McNeill.  Jitter in ring oscillators , 1997 .

[27]  R. Szplet,et al.  An FPGA-Integrated Time-to-Digital Converter Based on Two-Stage Pulse Shrinking , 2010, IEEE Transactions on Instrumentation and Measurement.

[28]  Chun-Chi Chen,et al.  A PVT Insensitive Vernier-Based Time-to-Digital Converter With Extended Input Range and High Accuracy , 2007, IEEE Transactions on Nuclear Science.