论文信息 - The Zero-Temperature-Coefficient Point Modeling of DTMOS in CMOS Integration

The Zero-Temperature-Coefficient Point Modeling of DTMOS in CMOS Integration

For the first time, analytical expressions of zero-temperature-coefficient (ZTC) point modeling of DTMOS transistor are successfully presented in detail. New analytical formulations for the linear and saturation regions of DTMOS transistor operation that make certain the drive current to be temperature independent for the ideal gate voltage are developed. The maximum errors of 0.87% and 2.35% in the linear and saturation regions, respectively, confirm a good agreement between our DTMOS ZTC point model and the experimental data. Compared to conventional MOSFET, the lower Vg (ZTC) with higher overdrive current of DTMOS improves the integrated circuit speed and efficiency for the low-power-consumption concept in green CMOS technology.

Tien-Sheng Chao | Kuan-Ti Wang | Wan-Chyi Lin

[1] Yuan Taur,et al. Fundamentals of Modern VLSI Devices , 1998 .

[2] Ninoslav Stojadinovic,et al. The determination of zero temperature coefficient point in CMOS transistors , 1992 .

[3] M. J. Deen,et al. A new method for measuring the threshold voltage of small-geometry MOSFETs from subthreshold conduction , 1990 .

[4] Wei Hwang,et al. Electrical characteristics of large scale integration (LSI) MOSFETs at very high temperatures part I: Theory , 1984 .

[5] Zhixin Yan,et al. Gate-controlled lateral PNP BJT: characteristics, modeling and circuit applications , 1997 .

[6] Dieter K. Schroder,et al. Semiconductor Material and Device Characterization: Schroder/Semiconductor Material and Device Characterization, Third Edition , 2005 .

[7] D. Schroder. Semiconductor Material and Device Characterization , 1990 .

[8] Manoj Sachdev,et al. DTMOS Technique for Low-Voltage Analog Circuits , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9] Mamun Bin Ibne Reaz,et al. Developing designs for RFID transponder using DTMOS , 2007 .

[10] Kaushik Roy,et al. A 135mV 0.13μW process tolerant 6T subthreshold DTMOS SRAM in 90nm technology , 2008, 2008 IEEE Custom Integrated Circuits Conference.