Worst-case performance guaranteed data cache
暂无分享,去创建一个
In this paper, we propose a Performance Enhancement Guaranteed Cache (PEG-C) to ensure performance benefit in the worst case while achieving as good average-case performance as a regular hardware-controlled cache. Our experiments indicate that with a small number of preloaded data and a simple hardware extension, the PEG-C can guarantee performance enhancement in the worst case while achieving the same average-case performance as a regular cache.
[1] Yun Liang,et al. WCET-centric partial instruction cache locking , 2012, DAC Design Automation Conference 2012.
[2] Björn Lisper,et al. Data cache locking for higher program predictability , 2003, SIGMETRICS '03.
[3] Bruce Jacob,et al. Cache Design for Embedded Real-Time Systems , 1999 .
[4] Isabelle Puaut,et al. WCET-centric software-controlled instruction caches for hard real-time systems , 2006, 18th Euromicro Conference on Real-Time Systems (ECRTS'06).