Strategies to On- Line Failure Recovery in Self- Adaptive Systems based on Dynamic and Partial Reconfiguration

With the high complexity of future system-on-chips, many aspects such as synchronization, system control and system test and validation will be difficult to manage. Clock signals stretching over the complete die suffers from delays and cause synchronization problems, a centralized system control becomes a bottle neck and the high number of system components causes further problems when verifying the system functional correctness. Self-adaptive systems are an important field of research in order to find solutions to these problems. In this paper, a concept for self-recovery from behavioural failures is presented. The proposed methods are based on earlier work in this area which exploits dynamic and partial hardware reconfiguration. Hardware reconfiguration is an important feature in self-adaptive systems since it offers a higher degree of freedom, and in this case it also offers the possibility for a system to recover from a failure during run-time

[1]  Jürgen Becker,et al.  Dynamic Reconfiguration On-Demand: Real-time Adaptivity in Next Generation Microelectronics , 2005, ReCoSoC.

[2]  Michael Huebner,et al.  Dynamic and Partial FPGA Self-Reconfiguration Using Real-Time LUT-Based Network-On-Chip Adaptive Topologies for Xilinx FPGAs , 2006 .

[3]  Jürgen Becker,et al.  An FPGA run-time system for dynamical on-demand reconfiguration , 2004, 18th International Parallel and Distributed Processing Symposium, 2004. Proceedings..

[4]  Charles E. Stroud,et al.  Online BIST and BIST-based diagnosis of FPGA logic blocks , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Jürgen Becker,et al.  Methods for run-time failure recognition and recovery in dynamic and partial reconfigurable systems based on Xilinx Virtex-II Pro FPGAs , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).

[6]  Luigi Carro,et al.  On the optimal design of triple modular redundancy logic for SRAM-based FPGAs , 2005, Design, Automation and Test in Europe.

[7]  Jürgen Becker,et al.  Real-time LUT-based network topologies for dynamic and partial FPGA self-reconfiguration , 2004, Proceedings. SBCCI 2004. 17th Symposium on Integrated Circuits and Systems Design (IEEE Cat. No.04TH8784).