A new high efficiency CMOS voltage doubler

A charge pump cell is used to make a voltage doubler using improved serial switches. The PMOS transistor used for the serial switch is analyzed and a model suitable for simulation is described. The importance of capacitors is shown with plots of efficiency versus load and stray capacitance. Several problems arising at low voltage or high frequency are developed and some optimizations are presented. The substrate current is totally suppressed by the technique of bulk commutation. An efficiency of 94% has been reached using external capacitors.

[1]  Klaas Hoen,et al.  Analysis and Design of a Charge Pump Circuit for High Output Current Applications , 1993, ESSCIRC '93: Nineteenth European Solid-State Circuits Conference.

[2]  J. F. Dickson,et al.  On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique , 1976 .

[3]  Paul R. Gray,et al.  A 10-bit, 20-MS/s, 35-mW pipeline A/D converter , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[4]  Eiji Takeda,et al.  An experimental 1.5-V 64-Mb DRAM , 1991 .

[5]  Phillip E Allen,et al.  CMOS Analog Circuit Design , 1987 .