Design and verification of supervisory controller of high-speed train
暂无分享,去创建一个
A high-level controller, supervisory controller, is required to monitor, control, and diagnose the low-level controllers of the high-speed train. The supervisory controller controls low-level controllers by monitoring input and output signals, events, and the high-speed train can be modeled as a discrete event system (DES). The high-speed train is modeled with automata, and the high-level control specification is defined. The supervisory controller is designed using the high-speed train model and the control specification. The designed supervisory controller is verified and evaluated with simulation using a computer-aided software engineering (CASE) tool, Object GEODE.
[1] Dieter Hogrefe,et al. SDL - with applications from protocol specification , 1991, BCS practitioner series.
[2] Jeffrey D. Ullman,et al. Introduction to Automata Theory, Languages and Computation , 1979 .
[3] Vijay K. Garg,et al. Modeling and Control of Logical Discrete Event Systems , 1994 .
[4] W. M. Wonham,et al. The control of discrete event systems , 1989 .